Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Robust VLSI architecture for system-on-chip design and its implementation ..."

Yasuyuki Hatakawa, Shingo Yoshizawa, Yoshikazu Miyanaga (2005)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2005.1464515

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/HatakawaYM05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/HatakawaYM05
Yasuyuki Hatakawa, Shingo Yoshizawa, Yoshikazu Miyanaga:
Robust VLSI architecture for system-on-chip design and its implementation in Viterbi decoder. ISCAS (1) 2005: 25-28

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.