"An Overlap Removal Algorithm for Macrocell Placement in VLSI Layouts."

M. Thenappan et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ICCTA.2007.30

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccta/ThenappanSSG07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccta/ThenappanSSG07
M. Thenappan, Arasu T. Senthil, K. M. Sreekanth, Ramesh S. Guzar:
An Overlap Removal Algorithm for Macrocell Placement in VLSI Layouts. ICCTA 2007: 104-110

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.