"Hardware Secure Execution and Simulation Model Correlation using IFT on ..."

Geraldine Shirley Nicholas, Bhavin Thakar, Fareena Saqib (2021)

> Home

Details and statistics

DOI: 10.1145/3453688.3461517

access: closed

type: Conference or Workshop Paper

metadata version: 2021-06-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/NicholasTS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/NicholasTS21
Geraldine Shirley Nicholas, Bhavin Thakar, Fareena Saqib:
Hardware Secure Execution and Simulation Model Correlation using IFT on RISC-V. ACM Great Lakes Symposium on VLSI 2021: 409-414

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.