"Bit-level optimization for high-level synthesis and FPGA-based acceleration."

Jiyu Zhang et al. (2010)

> Home

Details and statistics

DOI: 10.1145/1723112.1723124

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/ZhangZZTLCC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ZhangZZTLCC10
Jiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan, Xianhua Liu, Xu Cheng, Jason Cong:
Bit-level optimization for high-level synthesis and FPGA-based acceleration. FPGA 2010: 59-68

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.