Stop the war!
Остановите войну!
for scientists:
default search action
"A novel FPGA logic block for improved arithmetic performance."
Hadi Parandeh-Afshar, Philip Brisk, Paolo Ienne (2008)
- Hadi Parandeh-Afshar, Philip Brisk, Paolo Ienne:
A novel FPGA logic block for improved arithmetic performance. FPGA 2008: 171-180
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.