"Multi-bit-width CNN Accelerator with Systolic-in-Systolic Dataflow and ..."

Mingqiang Huang et al. (2023)

> Home

Details and statistics

DOI: 10.1145/3543622.3573209

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/HuangLHLW023
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/HuangLHLW023
Mingqiang Huang, Yucen Liu, Sixiao Huang, Kai Li, Qiuping Wu, Hao Yu:
Multi-bit-width CNN Accelerator with Systolic-in-Systolic Dataflow and Single DSP Multiple Multiplication Scheme. FPGA 2023: 229

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.