"A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in ..."

Ahmad Darabiha, Anthony Chan Carusone, Frank R. Kschischang (2007)

> Home

Details and statistics

DOI: 10.1109/CICC.2007.4405773

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/DarabihaCK07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/DarabihaCK07
Ahmad Darabiha, Anthony Chan Carusone, Frank R. Kschischang:
A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-μm CMOS. CICC 2007: 459-462

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.