"A 6 MHz-130 MHz DLL with a fixed latency of one clock cycle delay."

Hsiang-Hui Chang, Jyh-Woei Lin, Shen-Iuan Liu (2002)

> Home

Details and statistics

DOI: 10.1109/CICC.2002.1012764

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/ChangLL02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ChangLL02
Hsiang-Hui Chang, Jyh-Woei Lin, Shen-Iuan Liu:
A 6 MHz-130 MHz DLL with a fixed latency of one clock cycle delay. CICC 2002: 49-52

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.