"How to Use High Speed Reconfigurable FPGA for Real Time Image Processing?"

Didier Demigny et al. (2000)

> Home

Details and statistics

DOI: 10.1109/CAMP.2000.875983

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/camp/DemignyKBB00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/camp/DemignyKBB00
Didier Demigny, Lounis Kessal, R. Bourguiba, N. Boudouani:
How to Use High Speed Reconfigurable FPGA for Real Time Image Processing? CAMP 2000: 240-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.