"Behavioral synthesis with activating unused flip-flops for reducing glitch ..."

Cheng-Tao Hsieh et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2008.4483919

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HsiehCZC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HsiehCZC08
Cheng-Tao Hsieh, Jason Cong, Zhiru Zhang, Shih-Chieh Chang:
Behavioral synthesis with activating unused flip-flops for reducing glitch power in FPGA. ASP-DAC 2008: 10-15

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.