"A system-level framework for evaluating area/performance/power trade-offs ..."

Giuseppe Ascia et al. (2005)

> Home

Details and statistics

DOI: 10.1145/1120725.1120762

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/AsciaCPP05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/AsciaCPP05
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti:
A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems. ASP-DAC 2005: 940-943

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.