C. L. Liu 0001

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Unni Narayanan

> Home > Persons > C. L. Liu 0001

Publications

2003
[j62]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/KimJNLK03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/KimJNLK03
Ki-Wook Kim, Seong-Ook Jung, Unni Narayanan, C. L. Liu, Sung-Mo Kang:
Noise-aware interconnect power optimization in domino logic synthesis. IEEE Trans. Very Large Scale Integr. Syst. 11(1): 79-89 (2003)
2000
[c70]
- view
  authority control:
- export record
  dblp key:
  - conf/islped/KimJNLK00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/KimJNLK00
Ki-Wook Kim, Seong-Ook Jung, Unni Narayanan, C. L. Liu, Sung-Mo Kang:
Noise-aware power optimization for on-chip interconnect. ISLPED 2000: 108-113
1998
[c59]
- view
  authority control:
- export record
  dblp key:
  - conf/islped/NarayananPL98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/NarayananPL98
Unni Narayanan, Peichen Pan, C. L. Liu:
Low power logic synthesis under a general delay model. ISLPED 1998: 209-214
1997
[c56]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/NarayananL97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/NarayananL97
Unni Narayanan, C. L. Liu:
Low power logic synthesis for XOR based circuits. ICCAD 1997: 570-574

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.