![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
Toshikazu Sekine
Person information
Refine list
![note](https://dblp1.uni-trier.de/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
Journal Articles
- 2019
- [j8]Mei Han
, Yasuhiro Takahashi
, Toshikazu Sekine:
Non-floating and low-power adiabatic logic circuit. IEICE Electron. Express 16(17): 20190400 (2019) - 2015
- [j7]Yasuhiro Takahashi
, Toshikazu Sekine, Michio Yokoyama
:
SPICE model of memristive device using Tukey window function. IEICE Electron. Express 12(5): 20150149 (2015) - [j6]Kazunari Kato, Yasuhiro Takahashi
, Toshikazu Sekine:
Two phase clocked subthreshold adiabatic logic circuit. IEICE Electron. Express 12(20): 20150695 (2015) - [j5]Câncio Monteiro
, Yasuhiro Takahashi
, Toshikazu Sekine:
Low-power secure S-box circuit using charge-sharing symmetric adiabatic logic for advanced encryption standard hardware design. IET Circuits Devices Syst. 9(5): 362-369 (2015) - 2013
- [j4]Câncio Monteiro
, Yasuhiro Takahashi
, Toshikazu Sekine:
Charge-sharing symmetric adiabatic logic in countermeasure against power analysis attacks at cell level. Microelectron. J. 44(6): 496-503 (2013) - 2012
- [j3]Nazrul Anuar Nayan
, Yasuhiro Takahashi
, Toshikazu Sekine:
LSI implementation of a low-power 4×4-bit array two-phase clocked adiabatic static CMOS logic multiplier. Microelectron. J. 43(4): 244-249 (2012) - 2007
- [j2]Yasuhiro Takahashi
, Toshikazu Sekine, Michio Yokoyama
:
A 70 MHz Multiplierless FIR Hilbert Transformer in 0.35 µm Standard CMOS Library. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 90-A(7): 1376-1383 (2007) - [j1]Yasuhiro Takahashi, Toshikazu Sekine, Michio Yokoyama:
VLSI Implementation of a 4 x 4-bit Multiplier in a Two Phase Drive Adiabatic Dynamic CMOS Logic. IEICE Trans. Electron. 90-C(10): 2002-2006 (2007)
Conference and Workshop Papers
- 2017
- [c26]Yuya Kojima, Toshikazu Sekine, Yasuhiro Takahashi
:
Generalized indirect S-parameter measurement method of n-ports circuit using T-parameter of (m, n)-ports fixture. ECCTD 2017: 1-4 - [c25]Mei Han
, Yasuhiro Takahashi
, Toshikazu Sekine:
Low power Adiabatic Logic based on 2PC2AL. ICICDT 2017: 1-4 - [c24]Yasuhiro Takahashi
, Toshikazu Sekine, Mei Han
:
Operational amplifier based LC resonant circuit for adiabatic logic. MIXDES 2017: 110-113 - 2015
- [c23]Noboru Maeda, Shinji Fukui, Toshikazu Sekine, Yasuhiro Takahashi
:
An improved estimation method of 4 port S-parameters with 2 port measurements. ECCTD 2015: 1-4 - [c22]Kazunari Kato, Yasuhiro Takahashi
, Toshikazu Sekine:
A 4×4-bit multiplier LSI implementation of two phase clocking subthreshold adiabatic logic. NEWCAS 2015: 1-4 - 2014
- [c21]Câncio Monteiro
, Yasuhiro Takahashi
, Toshikazu Sekine:
Effectiveness of dual-rail CSSAL against power analysis attack under CMOS process variation. APCCAS 2014: 121-124 - [c20]Kazunari Kato, Yasuhiro Takahashi
, Toshikazu Sekine:
Skew tolerance analysis and layout design of 4×4 multiplier using two phase clocking subthreshold adiabatic logic. APCCAS 2014: 495-498 - [c19]Haruki Ogata, Yasuhiro Takahashi
, Toshikazu Sekine:
Power dissipation analysis of memristor for low power integrated circuit applications. APCCAS 2014: 627-630 - [c18]Kazunari Kato, Yasuhiro Takahashi
, Toshikazu Sekine:
Two phase clocking subthreshold adiabatic logic. ISCAS 2014: 598-601 - [c17]Câncio Monteiro
, Yasuhiro Takahashi
, Toshikazu Sekine:
An LSI implementation of a bit-parallel cellular multiplier over GF(24) using secure charge-sharing symmetric adiabatic logic. ISCAS 2014: 826-829 - [c16]Câncio Monteiro
, Yasuhiro Takahashi
, Toshikazu Sekine:
Process variation verification of low-power secure CSSAL AES S-box circuit. MWSCAS 2014: 21-24 - 2013
- [c15]Noboru Maeda, Shinji Fukui, Toshikazu Sekine, Yasuhiro Takahashi:
An estimation method for the 3 port S-parameters with 1 port measurements. ECCTD 2013: 1-4 - [c14]Câncio Monteiro
, Yasuhiro Takahashi, Toshikazu Sekine:
Low power secure CSSAL bit-parallel multiplier over GF(24) in 0.18μm CMOS technology. ECCTD 2013: 1-4 - [c13]Câncio Monteiro
, Yasuhiro Takahashi
, Toshikazu Sekine:
DPA resistance of charge-sharing symmetric adiabatic logic. ISCAS 2013: 2581-2584 - [c12]Câncio Monteiro
, Yasuhiro Takahashi
, Toshikazu Sekine:
Robust secure charge-sharing symmetric adiabatic logic against side-channel attacks. TSP 2013: 732-736 - 2012
- [c11]Yuki Urata, Yasuhiro Takahashi
, Toshikazu Sekine, Nazrul Anuar Nayan
:
A low-power sense amplifier for adiabatic memory using memristor. APCCAS 2012: 112-115 - [c10]Yasuhiro Takahashi
, Zhongyu Luo, Toshikazu Sekine, Nazrul Anuar Nayan
, Michio Yokoyama
:
2PCDAL: Two-phase clocking dual-rail adiabatic logic. APCCAS 2012: 124-127 - [c9]Yasuhiro Takahashi
, Toshikazu Sekine, Nazrul Anuar Nayan
, Michio Yokoyama
:
Power-saving analysis of adiabatic logic in subthreshold region. ISPACS 2012: 590-594 - 2011
- [c8]Hides Jamima, Yasuhiro Takahashi
, Toshikazu Sekine:
Low-power adiabatic SRAM. ISPACS 2011: 1-4 - [c7]Câncio Monteiro
, Yasuhiro Takahashi
, Toshikazu Sekine:
Resistance against power analysis attacks on adiabatic dynamic and adiabatic differential logics for smart card. ISPACS 2011: 1-5 - 2010
- [c6]Nazrul Anuar
, Yasuhiro Takahashi
, Toshikazu Sekine:
4×4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR. VLSI-SoC 2010: 364-368 - 2009
- [c5]Nazrul Anuar
, Yasuhiro Takahashi
, Toshikazu Sekine:
4-bit ripple carry adder of two-phase clocked adiabatic static CMOS logic: A comparison with static CMOS. ECCTD 2009: 65-68 - [c4]Kazunari Kato, Yasuhiro Takahashi
, Toshikazu Sekine:
A new horizontal and vertical common subexpression elimination method for multiple constant multiplication. ICECS 2009: 124-127 - [c3]Nazrul Anuar
, Yasuhiro Takahashi
, Toshikazu Sekine:
Fundamental logics based on two phase clocked adiabatic static CMOS logic. ICECS 2009: 503-506 - [c2]Nazrul Anuar
, Yasuhiro Takahashi
, Toshikazu Sekine:
Two phase clocked adiabatic static CMOS logic. SoC 2009: 83-86 - 2006
- [c1]Yasuhiro Takahashi
, Youhei Fukuta, Toshikazu Sekine, Michio Yokoyama
:
2PADCL: Two Phase drive Adiabatic Dynamic CMOS Logic. APCCAS 2006: 1484-1487
Coauthor Index
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-24 23:09 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint