Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Kai-Pui Lam

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with H. S. Ng

> Home > Persons > Kai-Pui Lam

Publications

2010
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/MakLNRP10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/MakLNRP10
Terrence S. T. Mak, Kai-Pui Lam, H. S. Ng, Guy Rachmuth, Chi-Sang Poon:
A CMOS Current-Mode Dynamic Programming Circuit. IEEE Trans. Circuits Syst. I Regul. Pap. 57-I(12): 3112-3123 (2010)
2009
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/mcs/LamN09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mcs/LamN09
Kai-Pui Lam, H. S. Ng:
Intra-daily information of range-based volatility for MEM-GARCH. Math. Comput. Simul. 79(8): 2625-2632 (2009)
2007
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/MakLNRP07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/MakLNRP07
Terrence S. T. Mak, Kai-Pui Lam, H. S. Ng, Guy Rachmuth, Chi-Sang Poon:
A Current-Mode Analog Circuit for Reinforcement Learning Problems. ISCAS 2007: 1301-1304
2006
[c12]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - conf/jcis/NgL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/jcis/NgL06
H. S. Ng, Kai-Pui Lam:
How Does Sample Size Affect GARCH Models? JCIS 2006
2003
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/tnn/NgL03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tnn/NgL03
H. S. Ng, Kai-Pui Lam:
Analog and digital FPGA implementation of BRIN for optimization problems. IEEE Trans. Neural Networks 14(5): 1413-1425 (2003)
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/NgML03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/NgML03
H. S. Ng, Sui-Tung Mak, Kai-Pui Lam:
Field programmable gate arrays and analog implementation of BRIN for optimization problems. ISCAS (5) 2003: 73-76

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.