Tai-Cheng Lee

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Keng-Jan Hsiao

> Home > Persons > Tai-Cheng Lee

Publications

2009
[j9]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/HsiaoL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HsiaoL09
Keng-Jan Hsiao, Tai-Cheng Lee:
An 8-GHz to 10-GHz Distributed DLL for Multiphase Clock Generation. IEEE J. Solid State Circuits 44(9): 2478-2487 (2009)
2008
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/HsiaoL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HsiaoL08
Keng-Jan Hsiao, Tai-Cheng Lee:
The Design and Analysis of a Fully Integrated Multiplying DLL With Adaptive Current Tuning. IEEE J. Solid State Circuits 43(6): 1427-1435 (2008)
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/HsiaoL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HsiaoL08
Keng-Jan Hsiao, Tai-Cheng Lee:
A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation. ISSCC 2008: 514-515
2006
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeH06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeH06
Tai-Cheng Lee, Keng-Jan Hsiao:
The design and analysis of a DLL-based frequency synthesizer for UWB application. IEEE J. Solid State Circuits 41(6): 1245-1252 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.