default search action

combined dblp search
author search
venue search
publication search

ask others

Renu Rangnekar

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2000 – 2009

see FAQ

What is the meaning of the colors in the publication lists?

2009
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/KhawsheVRGKPVRPTDA09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KhawsheVRGKPVRPTDA09
Vijay Khawshe, Kapil Vyas, Renu Rangnekar, Prateek Goyal, Vijay Krishna, Kashinath Prabhu, Pravin Kumar Venkatesan, Leneesh Raghavan, Rajkumar Palwai, M. Thrivikraman, Kunal Desai, Abhijit Abhyankar:
A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link. VLSI Design 2009: 373-378
2007
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/KhawsheKRVPMJMA07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KhawsheKRVPMJMA07
Vijay Khawshe, Pravin V. Kumar, Renu Rangnekar, Kapil Vyas, Kashi Prabu, Mahabaleshwara, Manish Jain, Navin K. Mishra, Abhijit Abhyankar:
A 2.5Gbps Quad CMOS Transceiver Cell Using Regulated Supply Low Jitter PLL. VLSI Design 2007: 141-145

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.