"A 2.5Gbps Quad CMOS Transceiver Cell Using Regulated Supply Low Jitter PLL."

Vijay Khawshe et al. (2007)

> Home

Details and statistics

DOI: 10.1109/VLSID.2007.7

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/KhawsheKRVPMJMA07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KhawsheKRVPMJMA07
Vijay Khawshe, Pravin V. Kumar, Renu Rangnekar, Kapil Vyas, Kashi Prabu, Mahabaleshwara, Manish Jain, Navin K. Mishra, Abhijit Abhyankar:
A 2.5Gbps Quad CMOS Transceiver Cell Using Regulated Supply Low Jitter PLL. VLSI Design 2007: 141-145

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.