Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroelectronics Journal, Volume 107
Volume 107, January 2021
- Walter Schneider:
Statistical gate-delay modeling with copulas. 104938 - Gianluca Giustolisi
, Gaetano Palumbo:
Design of CMOS three-stage amplifiers for near-to-minimum settling-time. 104939 - Wenfei Cao, Yi Liu, Shubin Liu, Ling Wang, Rui Ma, Zhangming Zhu:
A 2.6 GΩ, 1.4 μVrms current-reuse instrumentation amplifier for wearable electrocardiogram monitoring. 104940 - Sunil Jadav, Shubham Tayal, Rajeevan Chandel, Munish Vashishath:
High speed RLC equivalent RC delay model using normalized asymptotic function for global VLSI interconnects. 104941 - Vinay Vashishtha, Lawrence T. Clark:
Comparing bulk-Si FinFET and gate-all-around FETs for the 5 nm technology node. 104942 - Jalil Mazloum, Samad Sheikhaei:
C3S-QVCO: A low phase noise low power super-harmonic coupling QVCO with cross-connected common-source nodes. 104944 - Razieh Eskandari, Afshin Ebrahimi, Hassan Faraji Baghtash:
A wideband low power merged balance-balun-LNA and I/Q-mixer. 104945 - Orlando Verducci Jr., Duarte Lopes de Oliveira, Gracieth Cavalcanti Batista, Tiago S. Curtinhas:
A novel approach for the design of low-power pipelined synchronous systems operating in double-edge of the clock. 104947 - Islombek Mamatov, Yasin Özçelep, Firat Kaçar:
Voltage differencing buffered amplifier based low power, high frequency and universal filters using 32 nm CNTFET technology. 104948 - Siamak Veisi, Mostafa Yargholi:
Design of a high linear and ultra-wideband LNA using post distortion star feedback method. 104949 - Luat Tran, Hyouk-Kyu Cha:
An ultra-low-power neural signal acquisition analog front-end IC. 104950
- Bhawna Sharma, Kamal Kishor, Amrindra Pal, Sandeep Sharma, Roshan Makkar:
Design and simulation of ultra-low loss triple tapered asymmetric directional coupler at 1330 nm. 104957
- Abhay S. Vidhyadharan, Sanjay Vidhyadharan:
An ultra-low-power CNFET based dual VDD ternary dynamic Half Adder. 104961
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-05-10 19:48 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
