default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Micro, Volume 19
Volume 19, Number 1, January / February 1999
- Richard Mateosian:
Happy New Year. 4-5 - Richard H. Stern:
When elephants dance, mice watch out! [legal issues]. 6-7 - Shane M. Greenstein:
When technologies converge. 8-9 - Nick McKeown, Chase Bailey:
The increasingly important interconnect. 12-13 - Kenichi Ishibashi, Tsutomu Goto, Takehisa Hayashi, Tetsuhiko Okada, Akira Yamagiwa, Masabumi Shibata, Kazuhiro Akimoto, Naoki Hamanaka, Toshiro Takahashi, Akio Koyama, Tatsuhiro Aida:
Simultaneous bidirectional transceiver logic. 14-19 - Pankaj Gupta, Nick McKeown:
Designing and implementing a fast crossbar scheduler. 20-28 - George Kornaros, Dionisios N. Pnevmatikatos, Panagiota Vatsolaki, George Kalokerinos, Chara Xanthaki, Dimitrios Mavroidis, Dimitrios N. Serpanos
, Manolis Katevenis:
ATLAS I: implementing a single-chip ATM switch with backpressure. 30-41 - Steve R. Kleiman, Scott Schoenthal, Alan Rowe, Steven H. Rodrigues, Arputham Benjamin:
Using NUMA interconnects for highly available filers. 42-48 - Stefan Savage, Thomas E. Anderson, Amit Aggarwal, David Becker, Neal Cardwell, Andy Collins, Eric Hoffman, John Snell, Amin Vahdat, Geoffrey M. Voelker, John Zahorjan:
Detour: informed Internet routing and transport. 50-59 - Karen Panetta Lentz, Jamie A. Heller, Pier Luca Montessoro:
System verification using multilevel concurrent simulation. 60-67 - Alessandro Gabrielli, Enzo Gandolfi:
A fast digital fuzzy processor. 68-79
Volume 19, Number 2, March / April 1999
- Richard Mateosian:
Words of Wisdom. 5 - Richard H. Stern:
Web concerns [legal aspects]. 6-7 - Shane M. Greenstein:
Bill, adopt a mensch strategy. 8 - Norman P. Jouppi, John Wawrzynek:
Real products, real technology Guest Editor's Introduction]. 10-11 - Timothy J. Slegel, Robert M. Averill III, Mark A. Check, Bruce C. Giamei, Barry Krumm, Christopher A. Krygowski, W. H. Li, John S. Liptay, John D. MacDougall, Thomas J. McPherson, Jennifer A. Navarro, Eric M. Schwarz, Chung-Lung Kevin Shum, Charles F. Webb:
IBM's S/390 G5 microprocessor design. 12-23 - Richard E. Kessler:
The Alpha 21264 microprocessor. 24-36 - Stuart F. Oberman, Greg Favor, Fred Weber:
AMD 3DNow! technology: architecture and implementations. 37-48 - Thomas C. Savell:
The EMU10K1 digital audio processor. 49-57 - Joel McCormack, Bob McNamara, Chris Gianos, Norman P. Jouppi, Todd A. Dutton, John H. Zurawski, Larry Seiler, Kenneth W. Correll:
Implementing Neon: a 256-bit graphics accelerator. 58-69 - Feng-Hsiung Hsu:
IBM's Deep Blue Chess grandmaster chips. 70-81
Volume 19, Number 3, May - June 1999
- Shane M. Greenstein:
Forecasting commercial change. 6-7 - Pradip Bose, Thomas M. Conte, Todd M. Austin:
Challenges in processor modeling and validation [Guest Editors?? introduction]. 9-14 - Mayan Moudgill, John-David Wellman, Jaime H. Moreno:
Environment for PowerPC microarchitecture exploration. 15-25 - Candice Bechem, Jonathan Combs, Noppanunt Utamaphethai, Bryan Black, R. D. (Shawn) Blanton, John Paul Shen:
An integrated functional performance simulator. 26-35 - Arvind, Xiaowei Shen:
Using term rewriting systems to design and verify processors. 36-46 - Warren A. Hunt Jr., Jun Sawada:
Verifying the FM9801 microarchitecture. 47-55 - Steven R. Kunkel, Bill Armstrong, Philip L. Vitale:
System optimization for OLTP workloads. 56-64 - Sudheendra Hangal, Mike O'Connor:
Performance analysis and validation of the picoJava processor. 66-72 - Tim Horel, Gary Lauterbach:
UltraSPARC-III: designing third-generation 64-bit performance. 73-85
Volume 19, Number 4, July - August 1999
- Gary S. Robinson:
When is two too many? [standards]. 3 - Richard Mateosian:
Creating documents [book and software package review]. 4 - Shane M. Greenstein:
Building the virtual world. 5-6 - Richard H. Stern:
Licensing IP embodied in standards. 7-8 - Tadao Nakamura:
Introducing cool chips. 9-10 - Michael J. Flynn, Patrick Hung, Kevin W. Rudd:
Deep submicron microprocessor design issues. 11-22 - Shekhar Borkar:
Design challenges of technology scaling. 23-29 - David Ruimy Gonzales:
Micro-RISC architecture for the wireless market. 30-37 - Hidehiro Takata, Tetsuya Watanabe, Tetsuo Nakajima, Takashi Takagaki, Hisakazu Sato, Atsushi Mohri, Akira Yamada, Toshiki Kanamoto, Yoshio Matsuda, Shuhei Iwade, Yasutaka Horiba:
The D30V/MPEG multimedia processor. 38-47 - Jack Choquette, Mayank Gupta, Dominic McCarthy, Jack Veenstra:
High performance RISC microprocessors. 48-55 - Mitsuo Ikeda, Toshio Kondo, Koyo Nitta, Kazuhito Suguri, Takeshi Yoshitome, Toshihiro Minami, Hiroe Iwasaki, Katsuyuki Ochiai, Jiro Naganuma, Makoto Endo, Yutaka Tashiro, Hiroshi Watanabe, Naoki Kobayashi, Tsuneo Okubo, Ryota Kasai:
SuperENC: MPEG-2 video encoder chip. 56-65 - Jean Arlat, Jérome Boué, Yves Crouzet:
Validation-based development of dependable systems. 66-79
Volume 19, Number 5, September / October 1999
- Richard H. Stern:
Licensing IP embodied in standards, Part 2. 7-9 - Richard Mateosian:
Pot Pourri. 10-11 - Dieter Gotz, Anton Sauer:
MEDIA: A successful European cooperation in microelectronics. 12-15 - Michel Haond, Marie-Thérèse Basso, Walter deCoster, Jos Guelen, Christophe Lair:
Developing a 0.18-micron CMOS process. 16-22 - Edgard Laes, Livio Baldi, Claus Dahl, Frits R. J. Huisman, Ludo Deferm:
CMOS options for single chip applications. 23-32 - Albert Hasper, Ed Oosterlaken, Frank Huussen, Tanja Claasen-Vujcic:
Advanced manufacturing equipment: a vertical batch furnace for 300-mm wafer processing. 34-43 - Teus Hazendonk, Giuseppe Coppola:
Preparing for multimedia terminals. 44-51 - Jean-Pierre Tual:
MASSC: a generic architecture for multiapplication smart cards. 52-61 - Modeste Addra, Dominique Castel, Jacques Dulongpont, Pierre Genest:
Microelectronics in mobile communications: a key enabler. 62-70 - Joseph Borel:
Design automation in MEDEA: present and future. 71-79
Volume 19, Number 6, November / December 1999
- Ken Sakamura:
Entertainment and Edutainment. 15-19 - Masaaki Oka, Masakazu Suzuoki:
Designing and programming the emotion engine. 20-28 - Shiro Hagiwara, Ian Oliver:
Sega Dreamcast: creating a unified entertainment world. 29-35 - Ichiya Nakamura, Hideki Mori:
Play and learning in the digital future. 36-42 - Davin S. L. Ing:
Innovations in a technology museum. 44-52 - Xiao-Tao Chen, Wenyi Feng, Jun Zhao, Fred J. Meyer, Fabrizio Lombardi:
Reconfiguring one-time programmable FPGAs. 53-63 - Johannes Kneip, Bernd Schmale, Henning Möller:
Applying and implementing the MPEG-4 multimedia standard. 64-74
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-08 20:36 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
