Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroprocessors and Microsystems, Volume 45
Volume 45, Part A, August 2016
- Bharat Garg
, G. K. Sharma:
A quality-aware Energy-scalable Gaussian Smoothing Filter for image processing applications. 1-9 - K. C. Cinnati Loi, Seok-Bum Ko:
Parallelization of scalable elliptic curve cryptosystem processors in GF(2m). 10-22 - Naser MohammadZadeh, Elaheh Taqavi:
Quantum circuit physical design flow for the multiplexed trap architecture. 23-31 - Tamoghna Purkayastha, Debashis De, Kunal Das:
A novel pseudo random number generator based cryptographic architecture using quantum-dot cellular automata. 32-44 - Lang Li, Botao Liu, Hui Wang:
QTL: A new ultra-lightweight block cipher. 45-55 - Wei Liang, Bo Liao, Jing Long, Yan Jiang, Li Peng:
Study on PUF based secure protection for IC design. 56-66 - Isil Öz:
Analyzing fault behavior of shared data in parallel applications. 67-80 - Yuhai Li, Kuizhi Mei, Yuehu Liu:
Improving the Area Efficiency of ACO-Based Routing by Directional Pheromone in Large-Scale NoCs. 81-94 - Junhui Wang, Huaxi Gu, Kang Wang, Yintang Yang, Kun Wang:
DRTL: A heat-balanced deadlock-free routing algorithm for 3D topology network-on-chip. 95-104 - Rohan Mukherjee, Baishik Biswas, Indrajit Chakrabarti, Pranab Kumar Dutta, Ajoy Kumar Ray:
Efficient VLSI design of adaptive rood pattern search algorithm for motion estimation of high definition videos. 105-114 - Naoki Fujieda, Tasuku Tanaka, Shuichi Ichikawa:
Design and implementation of instruction indirection for embedded software obfuscation. 115-128 - Alberto F. Martínez-Herrera, Cuauhtemoc Mancillas-López, J. Carlos Mex-Perera:
GCM implementations of Camellia-128 and SMS4 by optimizing the polynomial multiplier. 129-140 - Sergio Saponara, Luca Fanucci:
Configurable network-on-chip router macrocells. 141-150 - Mojtaba Valinataj, Mostafa Shahiri:
A low-cost, fault-tolerant and high-performance router architecture for on-chip networks. 151-163 - Yiwen Zhang, Chu-Gui Xu:
Low power fixed priority scheduling sporadic task with shared resources in hard real time systems. 164-175 - Shanshan Wang, Chenglong Xiao, Wanjun Liu, Emmanuel Casseau:
A comparison of heuristic algorithms for custom instruction selection. 176-186 - Mohammed El-Shafei, Imtiaz Ahmad, Mohammad AlFailakawi:
Implementation of harmony search on embedded platform. 187-197 - Lu Wang, Sheng Ma, Zhiying Wang:
A runtime fault-tolerant routing algorithm based on region flooding in NoCs. 198-207 - Vahidreza Moghaddas, Mahdi Fazeli, Ahmad Patooghy:
Reliability-oriented scheduling for static-priority real-time tasks in standby-sparing systems. 208-215 - Areli Rojo-Hernandez, Giovanny Sanchez-Rivera, Juan Gerardo Ávalos Ochoa, Héctor M. Pérez Meana, Leslie S. Smith:
A compact digital gamma-tone filter processor. 216-225
Volume 45, Part B, September 2016
- Harris E. Michail, Georgios Athanasiou, George Theodoridis, Andreas Gregoriades, Costas E. Goutis:
Design and implementation of totally-self checking SHA-1 and SHA-256 hash functions' architectures. 227-240 - Mozammel Hossain, John Badar, Jack DiLullo, Tom Chen:
A practical automated timing and physical design implementation methodology for the synchronous asynchronous interface and multi-voltage domain in high-speed synthesis. 241-252 - Bogdan Vukobratovic, Rastislav J. R. Struharik:
Co-Processor for evolutionary full decision tree induction. 253-269 - Yilin Zhang, Wei-Ming Lin:
Efficient resource sharing algorithm for physical register file in simultaneous multi-threading processors. 270-282 - Saeideh Alinezhad Chamazcoti, Seyed Ghassem Miremadi:
On designing endurance aware erasure code for SSD-based storage systems. 283-296 - Miguel Ángel Murillo-Escobar, César Cruz-Hernández, Fausto Abundiz-Pérez, Rosa Martha López-Gutiérrez:
Implementation of an improved chaotic encryption algorithm for real-time embedded systems by using a 32-bit microcontroller. 297-309 - Krishnan Thiruvenkadam, Jayabalan Ramesh, V. Kalaiyarasi:
An area efficient multi-mode quadruple precision floating point adder. 310-323 - Ruben Lumbiarres-Lopez, Mariano López-García, Enrique F. Cantó-Navarro:
A new countermeasure against side-channel attacks based on hardware-software co-design. 324-338 - Mario Donato Marino:
ABaT-FS: Towards adjustable bandwidth and temperature via frequency scaling in scalable memory systems. 339-354 - Qian Wang, An Wang, Liji Wu, Jiliang Zhang:
A new zero value attack combined fault sensitivity analysis on masked AES. 355-362
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-06-19 21:52 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
