![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
Journal of Systems Architecture: Embedded Software Design, Volume 74
Volume 74, March 2017
- Rasmus Bo Sørensen, Luca Pezzarossa, Martin Schoeberl
, Jens Sparsø
:
A resource-efficient network interface supporting low latency reconfiguration of virtual circuits in time-division multiplexing networks-on-chip. 1-13 - Abdelrhman Mahamadi, Mukesh K. Chippa, Shivakumar Sastry:
Reservation based protocol for resolving priority inversions in composable conveyor systems. 14-29 - Zhenmin Li, HeeJong Park, Avinash Malik, Kevin I-Kai Wang
, Zoran Salcic
, Boris Kuzmin, Michael Glaß
, Jürgen Teich:
Using design space exploration for finding schedules with guaranteed reaction times of synchronous programs on multi-core architecture. 30-45 - Houssam-Eddine Zahaf
, Abou El Hassan Benyamina, Richard Olejnik, Giuseppe Lipari
:
Energy-efficient scheduling for moldable real-time tasks on heterogeneous computing platforms. 46-60 - Navonil Chatterjee
, Suraj Paul, Priyajit Mukherjee, Santanu Chattopadhyay:
Deadline and energy aware dynamic task mapping and scheduling for Network-on-Chip based multi-core platform. 61-77
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.