default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJournal of Instruction-Level Parallelism, Volume 10
Volume 10, 2008
- Sally A. McKee:
Guest Editor's Introduction. - Allan Hartstein, Vijayalakshmi Srinivasan, Thomas R. Puzak, Philip G. Emma:
On the Nature of Cache Miss Behavior: Is It √2? - Thomas R. Puzak, Allan Hartstein, Philip G. Emma, Vijayalakshmi Srinivasan, Arthur Nadas:
Analyzing the Cost of a Cache Miss Using Pipeline Spectroscopy. - Michela Becchi, Patrick Crowley:
Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures. - Patrick Crowley, Sailesh Kumar, John Maschmeyer:
Exploiting Locality to Ameliorate Packet Queue Contention and Serialization. - Efe Yardimci, Michael Franz:
Dynamic Parallelization and Vectorization of Binary Executables on Hierarchical Platforms. - Kristof Beyls, Erik H. D'Hollander:
Refactoring Intermediately Executed Code to Reduce Cache Capacity Misses. - Jaeheon Jeong, Per Stenström, Michel Dubois:
Simple Penalty-Sensitive Cache Replacement Policies. - Hitoshi Oi:
Instruction Folding in a Hardware-Translation Based Java Virtual Machine.
- Xuanhua Li, Donald Yeung:
Exploiting Application-Level Correctness for Low-Cost Fault Tolerance.
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-11-08 22:10 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
