default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 93
Volume 93, November 2023
- Ankur Gogoi
, Bibhas Ghoshal, Kanchan Manna:
Fault-aware routing approach for mesh-based Network-on-Chip architecture. 102043 - Shengqi Yu, Fei Xia, Rishad A. Shafik, Domenico Balsamo, Alex Yakovlev:
Approximate digital-in analog-out multiplier with asymmetric nonvolatility and low energy consumption. 102045 - Mahdi Mazidabadi Farahani, Jalil Mazloum, Majid Fouladian:
An ultra-wideband low noise amplifier with cascaded flipped-active inductor for cognitive radio applications. 102046
- Harun Emre Kiran, Akif Akgul, Oktay Yildiz, Emre Deniz:
Lightweight encryption mechanism with discrete-time chaotic maps for Internet of Robotic Things. 102047
- Deepthi Amuru, Andleeb Zahra, Harsha V. Vudumula, Pavan K. Cherupally, Sushanth R. Gurram, Amir Ahmad, Zia Abbas:
AI/ML algorithms and applications in VLSI design and technology. 102048 - Nengyuan Sun, Jiafeng Cheng, Wenrui Liu, Zhaokang Peng, Caiban Sun, Chunyang Wang, Heng Sha, Yufei Wang, Weize Yu:
A novel on-chip linear and switching mixed regulation against power analysis attacks. 102049 - Summiya Mumtaz, Nazli Sanam, Tanveer ul Haq:
An LA-group based design of the non-linear component of block cipher. 102050 - Kunal Kumar, Sandeep Kumar, Binod Kumar Kanaujia:
A highly robust RF 65 nm CMOS power amplifier design using Quasi-Newton control algorithm for wireless system. 102051 - Michael Guilherme Jordan, Bernardo Neuhaus Lignati, Guilherme Korol, Mateus Beck Rutzig, Antonio Carlos Schneider Beck:
MVSym: Efficient symbiotic exploitation of HLS-kernel multi-versioning for collaborative CPU-FPGA cloud systems. 102052 - Liang Yao, Xinya Wu, Huishan Zhang:
DCDRO:A true random number generator based on dynamically configurable dual-output ring oscillator. 102053 - Vivek Jangra, Manoj Kumar:
A PVT tolerant low power wide tuning range differential voltage controlled oscillator design in 90 nm CMOS technology. 102054 - Jeyakumar Ponraj, R. Jeyabharath, P. Veena, Tharumar Srihari:
High-performance multiply-accumulate unit by integrating binary carry select adder and counter-based modular wallace tree multiplier for embedding system. 102055 - Xin-Yu Shih, Chen-Yen Song, Yao-Yu Lu:
Unified chip hardware architecture of KD-tree mean-based trainer and speeding-up classifier with repeat-point searching for various applications. 102056 - E. S. Selvapriya, L. Suganthi:
Design and implementation of low power Advanced Encryption Standard cryptocore utilizing dynamic pipelined asynchronous model. 102057 - Lu Xiao, Zheng Xiao, Fan Wu, Yunchuan Qin, Kenli Li:
Optimization on operation sorting for HLS scheduling algorithms. 102058 - Dongyu Xu, Yiming Ouyang, Wu Zhou, Huaguo Liang:
Improving power and performance of on-chip network through virtual channel sharing and power gating. 102059 - Maliha Tasnim, Chinmay Raje, Shuyuan Yu, Elaheh Sadredini, Sheldon X.-D. Tan:
MAGIC-DHT: Fast in-memory computing for Discrete Hadamard Transform. 102060 - Mohamed El-Hadedy, Xinfei Guo, Kazutomo Yoshii, Yichen Cai, Robert Herndon, Bryan Banta, Wen-Mei Hwu:
RECO-ASCON: Reconfigurable ASCON hash functions for IoT applications. 102061 - Qian Chen, Yuyang Ye, Meng Li, Hao Yan, Longxing Shi:
Optimized matrix ordering of sparse linear solver using a few-shot model for circuit simulation. 102062 - Yanhan Zeng, Qianhui Ge, Xin Zhang, Yuting Zhang, Meiling Chen, Yongfu Li:
A CAFVF-based output-capacitor-less LDO with PSRR improvement by feed forward and negative capacitance. 102063 - Fakir Sharif Hossain, Tomokazo Yuneda:
An exquisitely sensitive variant-conscious post-silicon Hardware Trojan detection. 102064 - Zheng Wang, Xu Liu, Yunao Chen, Qiumeng Fan, Zhijie Chen, Peiyuan Wan:
Design of analog front-end integrated circuit of tactile sensor for human-machine interface. 102065 - Andres Ayes, Eby G. Friedman:
Linear Clock Tree Topology for Dynamic Source Synchronous and Fully Synchronous 3-D Interfaces. 102066 - Weizheng Wang, Jian Liang, Xiangqi Wang, Xianmin Pan, Shuo Cai:
A secure scan architecture using parallel latch-based lock. 102067 - Raghavendra Kumar Sakali, Sreehari Veeramachaneni, Sk. Noor Mahammad:
Preferential fault-tolerance multiplier design to mitigate soft errors in FPGAs. 102068 - Mustafa Ghanim, Ozgur Tasdizen, H. Fatih Ugurdag, Ilker Hamzaoglu:
An efficient algorithm for disparity map compression based on spatial correlations and its low-cost hardware architecture. 102069
- Promise I. Enwere, Encarnación Cervantes-Requena, Luis A. Camuñas-Mesa, José M. de la Rosa:
Using ANNs to predict the evolution of spectrum occupancy in cognitive-radio systems. 102070
- Ruoran Liu, Hongjun Liu, Mengdi Zhao:
Reveal the correlation between randomness and Lyapunov exponent of n-dimensional non-degenerate hyper chaotic map. 102071 - Amitava Middya, Terng-Yin Hsu:
Design and implementation of virtual-single-length turbo decoder for multi-user parallel decoding. 102072 - Zahra Yazdanian Amiri, Mojtaba Valinataj:
High-speed binary coded decimal digit multipliers with multiple error detection. 102073
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-07-07 21:19 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
