Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 3
Volume 3, Number 1, March 1985
- Lambert Spaanenburg:
Editorial. 1 - Susumu Nitta, Masahiko Kawamura, Kanji Hirabayashi:
Test generation by activation and defect-drive (TEGAD). 3-12 - Sanjay V. Rajopadhye, P. A. Subrahmanyam:
Formal semantics for a symbolic IC design technique: Examples and applications. 13-32 - Qingjian Yu, Omar Wing:
Interval-graph-based PLA folding. 33-48 - Marloes L. P. van Lierop:
A flexible bottom-up approach for layout generation. 49-59
Volume 3, Number 2, 1985
- Lambert Spaanenburg:
Editorial. 73 - Matthew Yuschik, Hideaki Kobayashi:
Top-down design of a VLSI digital filter bank. 75-91 - Werner L. Schiele:
Automatic design rule adaptation of leaf cell layouts. 93-112 - Jerome M. Kurtzberg, Ellen J. Yoffa:
ACE: A congestion estimator for wiring custom chips. 113-127 - W. K. Luk:
A greedy switch-box router. 129-149
Volume 3, Number 3, September 1985
- Lambert Spaanenburg:
Editorial. 159 - David Elliot Shaw, Theodore Sabety:
The multiple-processor PPS chip of the NON-VON 3 supercomputer. 161-174 - R. A. Evans, J. D. Morison:
Architectures for language recognition. 175-187 - Werner Grass:
Some results on the design of regular structured sequential circuits. 189-210 - Bruno Codenotti, Francesco Romani
, Grazia Lotti:
VLSI implementation of iterative methods for the solution of linear systems. 211-221 - Walter Kraft, Werner Hein:
A router for channels of nonuniform width containing preplaced wiring and obstacles. 223-244 - Michel Renovell, Gaston Cambon, Daniel Auvergne:
FSPICE: a tool for fault modelling in MOS circuits. 245-255
Volume 3, Number 4, December 1985
- Lambert Spaanenburg:
Editorial. 269 - J. G. Gay, Roy Richter, B. J. Berne:
Component placement in VLSI circuits using a constant pressure Monte Carlo method. 271-282 - Eric Gullichsen:
Heuristic circuit simulation using PROLOG. 283-318 - Nick Kanopoulos, Vassilios Makios:
A single-chip adaptive delta modulator with optimum performance. 319-328 - Marco Annaratone:
SPLASH: A framework for chip design and layout. 329-345 - Fabrizio Luccio:
Access to rows and columns of a rectangular array in a concentricloop bubble memory. 347-354
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-25 04:40 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
