![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
Integration, Volume 28
Volume 28, Number 1, September 1999
- Peter-Michael Seidel:
High-speed redundant reciprocal approximation. 1-12 - S. Ramanathan, V. Visvanathan, S. K. Nandy:
Synthesis of ASIPs for DSP algorithms. 13-32 - Naresh Maheshwari, Sachin S. Sapatnekar
:
Retiming control logic. 33-53 - Katzalin Olcoz
, Francisco Tirado
, Hortensia Mecha
:
Unified data path allocation and BIST intrusion. 55-99 - Xrysovalantis Kavousianos, Dimitris Nikolos, G. Foukarakis, T. Gnardellis:
New efficient totally self-checking Berger code checkers. 101-118
Volume 28, Number 2, January 2000
- Rolf Drechsler
, Bernd Becker
, Nicole Drechsler:
OKFDD minimization by genetic algorithms with application to circuit design. 121-139 - Dinesh Bhatia, James Haralambides:
Bounds, designs and layouts for multi-terminal FPIC architectures. 141-156 - Bah-Hwee Gwee
, Meng-Hiot Lim:
A GA with heuristic-based decoder for IC floorplanning. 157-172 - Witawas Srisa-an, Chia-Tien Dan Lo, J. Morris Chang:
A hardware implementation of realloc function. 173-184 - Daniel Massicotte:
A parallel VLSI architecture of Kalman-filter-based algorithms for signal reconstruction. 185-196
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.