![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
Design Automation for Embedded Systems, Volume 14
Volume 14, Number 1, March 2010
- Ganghee Lee, Yongjin Ahn, Seokhyun Lee, Jeongki Son, Kiwook Yoon, Kiyoung Choi:
Communication architecture design for reconfigurable multimedia SoC platform. 1-20 - Pierre Guironnet de Massas, Frédéric Pétrot:
Evaluation of the implementation cost of cache coherence protocols using omniscient actions. 21-42 - Brandon K. Eames, Sandeep Neema
, Rohit Saraswat:
DesertFD: a finite-domain constraint based tool for design space exploration. 43-74
Volume 14, Number 2, June 2010
- Ismail Assayad, Sergio Yovine
:
A scheduler synthesis methodology for joint SW/HW design exploration of SoC. 75-103 - Mingsong Chen, Prabhat Mishra
, Dhrubajyoti Kalita:
Efficient test case generation for validation of UML activity diagrams. 105-130 - Eric Jung, Frank Maker III, Tang Lung Cheung, Xin Liu, Venkatesh Akella:
Markov decision process (MDP) framework for software power optimization using call profiles on mobile phones. 131-159
Volume 14, Number 3, September 2010
- Reinaldo A. Bergamaschi:
ESWEEK 2009 special issue introduction. 161 - Samarjit Chakraborty
, Nicolas Halbwachs:
EMSOFT 2009 guest editors' introduction. 163-164 - Marc Pouzet, Pascal Raymond:
Modular static scheduling of synchronous data-flow networks - An efficient symbolic representation. 165-192 - Kai Lampka, Simon Perathoner, Lothar Thiele:
Analytic real-time analysis and timed automata: a hybrid methodology for the performance analysis of embedded real-time systems. 193-227 - Wolfgang Rosenstiel, Kazutoshi Wakabayashi:
CODES+ISSS 2009 guest editors' introduction. 229-230 - Xin He, Jorgen Peddersen, Sri Parameswaran
:
LOP: A packet classification architecture with higher throughput and lower power consumption than TCAM. 231-263 - Chengmo Yang, Mingjing Chen, Alex Orailoglu:
Squashing code size in microcoded IPs while delivering high decompression speed. 265-284 - Jörg Henkel, Sri Parameswaran
:
CASES 2009 guest editor's introduction. 285-286 - Elena Maftei, Paul Pop
, Jan Madsen
:
Tabu search-based synthesis of digital microfluidic biochips with dynamically reconfigurable non-rectangular devices. 287-307 - Garo Bournoutian, Alex Orailoglu:
Reducing impact of cache miss stalls in embedded systems by extracting guaranteed independent instructions. 309-326
Volume 14, Number 4, December 2010
- Eduardo Tavares
, Paulo Romero Martins Maciel, Pedro Dallegrave, Bruno Silva, Tiago Falcão, Bruno Costa e Silva Nogueira
, Gustavo Rau de Almeida Callou
, Paulo R. F. Cunha
:
Model-driven software synthesis for hard real-time applications with energy constraints. 327-366 - Melhem Tawk, Khaled Z. Ibrahim, Smaïl Niar:
Parallel application sampling for accelerating MPSoC simulation. 367-387 - Yangsup Lee, Sanghyuk Jung, Min Choi, Yong Ho Song:
An efficient management scheme for updating redundant information in flash-based storage system. 389-413 - Hyotaek Shim
, Dawoon Jung, Jaegeuk Kim, Jin-Soo Kim, Seungryoul Maeng:
Co-optimization of buffer layer and FTL in high-performance flash-based storage systems. 415-443
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.