![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
20th NCCET 2016: Xi'an, China
- Weixia Xu, Liquan Xiao, Jinwen Li, Chengyi Zhang, Zhenzhen Zhu:
Computer Engineering and Technology - 20th CCF Conference, NCCET 2016, Xi'an, China, August 10-12, 2016, Revised Selected Papers. Communications in Computer and Information Science 666, Springer 2016, ISBN 978-981-10-3158-8
Processor Architecture
- Yuanxi Peng, Tingting He, Yuanwu Lei, Baozhou Zhu:
Single/Double Precision Floating-Point Division and Square Root Unit Based on SRT-8 Algorithm. 3-14 - Xiaoqiang Ni, Liu Yang, Chiyuan Ma:
Language-Extension-Based Vectorizing Compiling Scheme on SDR-DSP. 15-23 - Yongwen Wang, Libo Huang, Zhong Zheng:
A Methodology for Performance Verification of Microprocessors. 24-31 - Hongguang Zhang, Minxuan Zhang:
A Novel L1 Cache Based on Volatile STT-RAM. 32-39 - Chengyi Zhang, Jiming Wang, Minxuan Zhang, Xiangdi Wu:
A New DVFS Algorithm Design for Multi-core Processor Chip. 40-51
Application Specific Processors
- Yiliu Feng, Jianfeng Zhang, Hengzhu Liu:
A Novel Low-Power and High-PSNR Architecture Based on ARC for DCT/IDCT. 55-68 - Yongkang Tang, Jianye Wang, Shaoqing Li, Jihua Chen, Binbin Yang:
Microsecond-Level Temperature Variation of Logic Circuits and Influences of Infrared Cameras' Parameters on Hardware Trojans Detection. 69-80 - Jicheng Chen, Yaqian Zhao, Hongzhi Shi, Yihan Li:
BFDir: A Space-Efficient Coherence Directory Based on Bloom Filter. 81-93 - Ruochen Liao, Yuzhuo Fu, Ting Liu:
FPGA-Based High Throughput TDMP LDPC Decoder. 94-101 - Lei Shan, Minxuan Zhang, Lin Deng, Guohui Gong:
A Dynamic Multi-precision Fixed-Point Data Quantization Strategy for Convolutional Neural Network. 102-111
Computer Application and Software Optimization
- Yang Zhang, Zuocheng Xing, Cang Liu, Chuan Tang, Lirui Chen, Qinglin Wang:
Optimization of Two Bottleneck Programs in SAR System on GPGPU. 115-124 - Ya Feng, Yuxuan Xing, Nong Xiao, Fang Liu:
A Channel-Level RAID5 Schema Based Physical Address in SSD. 125-135 - Chengkuan Sun, Jianping Cai, Wanli Sha, Shangyong Liang:
Unification Protection Design for a Certain Type of Vehicle-Borne Server. 136-148 - He Wang, Weixia Xu, Naiyang Guan, Canqun Yang:
Monaural Speech Separation on Many Integrated Core Architecture. 149-156 - Shi Xu, Lei Zhang, Zhiling Li:
An AWGR-Based High Performance Optical Interconnect Architecture for Exascale Systems. 157-167 - Lei Shan, He Wang, Weixia Xu, Canqun Yang, Minxuan Zhang:
Accelerating Nyström Kernel Independent Component Analysis with Many Integrated Core Architecture. 168-176
Technology on the Horizon
- Jie Jian, Liquan Xiao, Mingche Lai, Shi Xu:
A High-Radix Switch Architecture Based on Silicon Photonic and 3D Integration. 179-190 - Chunmei Hu, Shuming Chen, Yao Liu, Jianjun Chen, Jingyan Xu:
A Radiation Hardening Algorithm on 2nd Order CDR. 191-199 - Hailiang Zhou, Xiantuo Tang, Minxuan Zhang, Yue Hao:
Sub-threshold Performance Driven Choice in Tunneling CNFETs. 200-211 - Huan Li, Zhenyu Zhao, Quan Deng, Peng Li, Haoyue Tang, Lianhua Qu:
A Novel Separated Pre-discharging Sense Amplifier for STT-MRAM. 212-217 - Cunxian Cao, Jiangfeng Huang, Daoqing Qu, Miao Zhang:
Dynamic Response Characteristics of the PCB Under Thermo-Acoustic Load. 218-229
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.