![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
25th ARCS 2012: Munich, Germany
- Andreas Herkersdorf, Kay Römer
, Uwe Brinkschulte:
Architecture of Computing Systems - ARCS 2012 - 25th International Conference, Munich, Germany, February 28 - March 2, 2012. Proceedings. Lecture Notes in Computer Science 7179, Springer 2012, ISBN 978-3-642-28292-8
Robustness and Fault Tolerance
- Andreas Heinig, Vincent John Mooney, Florian Schmoll, Peter Marwedel, Krishna V. Palem, Michael Engel:
Classification-Based Improvement of Application Robustness and Quality of Service in Probabilistic Computer Systems. 1-12 - Christian Brehm, Matthias May, Christina Gimmler, Norbert Wehn
:
A Case Study on Error Resilient Architectures for Wireless Communication. 13-24 - Oussama Tahan, Mohamed Shawky:
Using Dynamic Task Level Redundancy for OpenMP Fault Tolerance. 25-36
Power Aware Processing
- Yang Xu, Rafael Rosales, Bo Wang, Martin Streubühr, Ralph Hasholzner, Christian Haubelt
, Jürgen Teich:
A Very Fast and Quasi-accurate Power-State-Based System-Level Power Modeling Methodology. 37-49 - Nikita Nikitin, Jordi Cortadella
:
Static Task Mapping for Tiled Chip Multiprocessors with Multiple Voltage Islands. 50-62 - Andreas Barthels, Joachim Fröschl, Hans-Ulrich Michel, Uwe Baumgarten:
An Architecture for Power Management in Automotive Systems. 63-73
Parallel Processing
- Isaías A. Comprés Ureña, Michael Riepen, Michael Konow, Michael Gerndt:
Invasive MPI on Intel's Single-Chip Cloud Computer. 74-85 - Davide Zoni
, Patrick Bellasi, William Fornaciari
:
A Low-Overhead Heuristic for Mixed Workload Resource Partitioning in Cluster-Based Architectures. 86-97 - Frédéric Boniol, Hugues Cassé, Eric Noulard, Claire Pagetti:
Deterministic Execution Model on COTS Hardware. 98-110
Processor Cores
- Pascal Schleuniger, Sally A. McKee, Sven Karlsson
:
Design Principles for Synthesizable Processor Cores. 111-122 - Panayiotis Petrides, George Nicolaides, Pedro Trancoso
:
HPC Performance Domains on Multi-core Processors with Virtualization. 123-134 - Jens Brandenburg, Benno Stabernack:
A Generic and Non-intrusive Profiling Methodology for SystemC Multi-core Platform Simulation Models. 135-146
Optimization
- Richard Membarth, Jan-Hugo Lupp, Frank Hannig
, Jürgen Teich, Mario Körner, Wieland Eckert:
Dynamic Task-Scheduling and Resource Management for GPU Accelerators in Medical Imaging. 147-159 - Volker Hampel, Thilo Pionteck
, Erik Maehle:
An Approach for Performance Estimation of Hybrid Systems with FPGAs and GPUs as Coprocessors. 160-171 - Sebastian Mattheis, Tobias Schuele, Andreas Raabe, Thomas Henties, Urs Gleim:
Work Stealing Strategies for Parallel Stream Processing in Soft Real-Time Systems. 172-183 - Matthew Bielby, Miles Gould
, Nigel P. Topham:
Design Space Exploration of Hybrid Ultra Low Power Branch Predictors. 184-199
Communication and Memory
- Ademola Fawibe, Jared Sherman, Krishna M. Kavi, Mike Ignatowski, David Mayhew:
New Memory Organizations for 3D DRAM and PCMs. 200-211 - Hao Zhang, Hiroki Matsutani, Yasuhiro Take, Tadahiro Kuroda, Hideharu Amano:
Vertical Link On/Off Control Methods for Wireless 3-D NoCs. 212-224 - Atis Elsts, Rihards Balass
, Janis Judvaitis
, Reinholds Zviedris, Girts Strazdins, Artis Mednis
, Leo Selavo
:
SADmote: A Robust and Cost-Effective Device for Environmental Monitoring. 225-237 - Gadi Oxman, Shlomo Weiss, Yitzhak (Tsahi) Birk
:
Streamlined Network-on-Chip for Multicore Embedded Architectures. 238-249
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.