default search action
Search dblp for Publications
export results for "toc:db/journals/ijes/ijes1.bht:"
@article{DBLP:journals/ijes/AhmadiniaBT05, author = {Ali Ahmadinia and Christophe Bobda and J{\"{u}}rgen Teich}, title = {Online placement for dynamically reconfigurable devices}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {165--178}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009947}, doi = {10.1504/IJES.2005.009947}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/AhmadiniaBT05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/BacivarovBYJ05, author = {Iuliana Bacivarov and Aimen Bouchhima and Sungjoo Yoo and Ahmed Amine Jerraya}, title = {ChronoSym: a new approach for fast and accurate SoC cosimulation}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {103--111}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008812}, doi = {10.1504/IJES.2005.008812}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/BacivarovBYJ05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/Bobda05, author = {Christophe Bobda}, title = {CoreMap: a rapid prototyping environment for distributed reconfigurable systems}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {65--77}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008809}, doi = {10.1504/IJES.2005.008809}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/Bobda05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/ChingSV05, author = {Doris Ching and Patrick Schaumont and Ingrid Verbauwhede}, title = {Integrated modelling and generation of a reconfigurable network-on-chip}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {218--227}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009951}, doi = {10.1504/IJES.2005.009951}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/ChingSV05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/FeiJ05, author = {Yunsi Fei and Niraj K. Jha}, title = {Integrated functional partitioning and synthesis for low power distributed systems of systems-on-a-chip}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {2--13}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008804}, doi = {10.1504/IJES.2005.008804}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/FeiJ05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/HallTHA05, author = {Tyson S. Hall and Christopher M. Twigg and Paul E. Hasler and David V. Anderson}, title = {Developing large-scale field-programmable analog arrays for rapid prototyping}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {179--192}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009948}, doi = {10.1504/IJES.2005.009948}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/HallTHA05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/HandaV05, author = {Manish Handa and Ranga Vemuri}, title = {Hardware assisted two dimensional ultra fast online placement}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {291--299}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009957}, doi = {10.1504/IJES.2005.009957}, timestamp = {Sat, 09 Apr 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/HandaV05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/HuangTL05, author = {Jing Huang and Mehdi Baradaran Tahoori and Fabrizio Lombardi}, title = {A probabilistic analysis of fault tolerance for switch block array in FPGAs}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {250--262}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009954}, doi = {10.1504/IJES.2005.009954}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/HuangTL05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/HubnerUB05, author = {Michael H{\"{u}}bner and Michael Ullmann and J{\"{u}}rgen Becker}, title = {Realtime configuration code decompression for dynamic {FPGA} self reconfiguration: evaluation and implementation}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {263--273}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009955}, doi = {10.1504/IJES.2005.009955}, timestamp = {Wed, 28 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/HubnerUB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/JanFKYL05, author = {Kai{-}Yuan Jan and Chih{-}Bin Fan and An{-}Chao Kuo and Wen{-}Chi Yen and Youn{-}Long Lin}, title = {A platform based {SOC} design methodology and its application in image compression}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {23--32}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008806}, doi = {10.1504/IJES.2005.008806}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/JanFKYL05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/JersakRE05, author = {Marek Jersak and Kai Richter and Rolf Ernst}, title = {Performance analysis for complex embedded applications}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {33--49}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008807}, doi = {10.1504/IJES.2005.008807}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/JersakRE05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/KalteKKPR05, author = {Heiko Kalte and Boris Kettelhoit and Markus K{\"{o}}ster and Mario Porrmann and Ulrich R{\"{u}}ckert}, title = {A system approach for partially reconfigurable architectures}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {274--290}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009956}, doi = {10.1504/IJES.2005.009956}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/KalteKKPR05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/KokaiFX05, author = {Gabriella K{\'{o}}kai and Hans Holm Fr{\"{u}}hauf and Feng Xu}, title = {Adaptive smart antennae receiver controlled by a hardware-based genetic optimiser}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {50--64}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008808}, doi = {10.1504/IJES.2005.008808}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/KokaiFX05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/LangeM05, author = {Sebastian Lange and Martin Middendorf}, title = {Multi task hyperreconfigurable architectures: models and reconfiguration problems}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {154--164}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009946}, doi = {10.1504/IJES.2005.009946}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/LangeM05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/LattanziGKVBB05, author = {Emanuele Lattanzi and Aman Gayasen and Mahmut T. Kandemir and Narayanan Vijaykrishnan and Luca Benini and Alessandro Bogliolo}, title = {Improving Java performance using dynamic method migration on FPGAs}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {228--236}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009952}, doi = {10.1504/IJES.2005.009952}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/LattanziGKVBB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/MishraDKA05, author = {Prabhat Mishra and Nikil D. Dutt and Narayanan Krishnamurthy and Magdy S. Abadir}, title = {A methodology for validation of microprocessors using symbolic simulation}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {14--22}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008805}, doi = {10.1504/IJES.2005.008805}, timestamp = {Tue, 07 May 2024 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/MishraDKA05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/OuCP05, author = {Jingzhao Ou and Seonil B. Choi and Viktor K. Prasanna}, title = {Energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable SoCs}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {91--102}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008811}, doi = {10.1504/IJES.2005.008811}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/OuCP05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/SaqibRD05, author = {Nazar Abbas Saqib and Francisco Rodr{\'{\i}}guez{-}Henr{\'{\i}}quez and Arturo D{\'{\i}}az{-}P{\'{e}}rez}, title = {A reconfigurable processor for high speed point multiplication in elliptic curves}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {237--249}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009953}, doi = {10.1504/IJES.2005.009953}, timestamp = {Wed, 07 Dec 2022 00:00:00 +0100}, biburl = {https://dblp.org/rec/journals/ijes/SaqibRD05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/SwankoskiVBKI05, author = {Eric J. Swankoski and Narayanan Vijaykrishnan and Richard R. Brooks and Mahmut T. Kandemir and Mary Jane Irwin}, title = {Symmetric encryption in reconfigurable and custom hardware}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {205--217}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009950}, doi = {10.1504/IJES.2005.009950}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/SwankoskiVBKI05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/TsaiL05, author = {Tsung{-}Han Tsai and Chun{-}Nan Liu}, title = {A hardware/software co-design case study on {MPEG} {AAC} audio decoder}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {125--133}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008814}, doi = {10.1504/IJES.2005.008814}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/TsaiL05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/UllmannHB05, author = {Michael Ullmann and Michael H{\"{u}}bner and J{\"{u}}rgen Becker}, title = {On-demand {FPGA} run-time system for flexible and dynamical reconfiguration}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {3/4}, pages = {193--204}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.009949}, doi = {10.1504/IJES.2005.009949}, timestamp = {Wed, 28 Apr 2021 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/UllmannHB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/VelevB05, author = {Miroslav N. Velev and Randal E. Bryant}, title = {TLSim and {EVC:} a term-level symbolic simulator and an efficient decision procedure for the logic of equality with uninterpreted functions and memories}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {134--149}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008815}, doi = {10.1504/IJES.2005.008815}, timestamp = {Sun, 02 Oct 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/VelevB05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/VirtanenNPL05, author = {Seppo Virtanen and Tero Nurmi and Jani Paakkulainen and Johan Lilius}, title = {A system-level framework for designing and evaluating protocol processor architectures}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {78--90}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008810}, doi = {10.1504/IJES.2005.008810}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/VirtanenNPL05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/ijes/ZergainohBJ05, author = {Nacer{-}Eddine Zergainoh and Amer Baghdadi and Ahmed Amine Jerraya}, title = {Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip}, journal = {Int. J. Embed. Syst.}, volume = {1}, number = {1/2}, pages = {112--124}, year = {2005}, url = {https://doi.org/10.1504/IJES.2005.008813}, doi = {10.1504/IJES.2005.008813}, timestamp = {Fri, 11 Sep 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/ijes/ZergainohBJ05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.