Search dblp for Publications

export results for "toc:db/journals/fmsd/fmsd2.bht:"

 download as .bib file

@article{DBLP:journals/fmsd/AngeloVCM93,
  author       = {Catia M. Angelo and
                  Diederik Verkest and
                  Luc J. M. Claesen and
                  Hugo De Man},
  title        = {On the Comparison of {HOL} and Boyer-Moore for Formal Hardware Verification},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {1},
  pages        = {45--72},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01383943},
  doi          = {10.1007/BF01383943},
  timestamp    = {Fri, 13 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/AngeloVCM93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/AsharDK93,
  author       = {Pranav Ashar and
                  Srinivas Devadas and
                  Kurt Keutzer},
  title        = {Gate-Delay-Fault Testability Properties of Multiplexor-Based Networks},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {1},
  pages        = {93--112},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01383945},
  doi          = {10.1007/BF01383945},
  timestamp    = {Fri, 13 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/AsharDK93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/Brookes93,
  author       = {Stephen D. Brookes},
  title        = {Using Fixed-Point Semantics to Prove Retiming Lemmas},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {1},
  pages        = {73--91},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01383944},
  doi          = {10.1007/BF01383944},
  timestamp    = {Fri, 13 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/Brookes93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/CleavelandS93,
  author       = {Rance Cleaveland and
                  Bernhard Steffen},
  title        = {A Linear-Time Model-Checking Algorithm for the Alternation-Free Modal
                  Mu-Calculus},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {2},
  pages        = {121--147},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01383878},
  doi          = {10.1007/BF01383878},
  timestamp    = {Fri, 13 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/CleavelandS93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/De-LeonG93,
  author       = {Hana De{-}Leon and
                  Orna Grumberg},
  title        = {Modular Abstractions for Verifying Real-Time Distributed Systems},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {1},
  pages        = {7--43},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01383942},
  doi          = {10.1007/BF01383942},
  timestamp    = {Fri, 13 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/De-LeonG93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/GodefroidW93,
  author       = {Patrice Godefroid and
                  Pierre Wolper},
  title        = {Using Partial Orders for the Efficient Verification of Deadlock Freedom
                  and Safety Properties},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {2},
  pages        = {149--164},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01383879},
  doi          = {10.1007/BF01383879},
  timestamp    = {Mon, 05 Feb 2024 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/GodefroidW93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/KumarSK93,
  author       = {Ramayya Kumar and
                  Klaus Schneider and
                  Thomas Kropf},
  title        = {Structuring and Automating Hardware Proofs in a Higher-Order Theorem-Proving
                  Environment},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {2},
  pages        = {165--223},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01383880},
  doi          = {10.1007/BF01383880},
  timestamp    = {Fri, 13 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/KumarSK93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/McFarland93,
  author       = {Michael C. McFarland},
  title        = {Formal Analysis of Correctness of Behavioral Transformations},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {3},
  pages        = {231--257},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01384133},
  doi          = {10.1007/BF01384133},
  timestamp    = {Fri, 13 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/McFarland93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/NaikS93,
  author       = {Kshirasagar Naik and
                  Beh{\c{c}}et Sarikaya},
  title        = {Test Case Verification by Model Checking},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {3},
  pages        = {277--321},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01384135},
  doi          = {10.1007/BF01384135},
  timestamp    = {Fri, 13 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/NaikS93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/ThuauB93,
  author       = {Ghislaine Thuau and
                  Bachir Berkane},
  title        = {A Unified Framework for Describing and Verifying Hardware Synchronous
                  Sequential Systems},
  journal      = {Formal Methods Syst. Des.},
  volume       = {2},
  number       = {3},
  pages        = {259--276},
  year         = {1993},
  url          = {https://doi.org/10.1007/BF01384134},
  doi          = {10.1007/BF01384134},
  timestamp    = {Fri, 13 Mar 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/fmsd/ThuauB93.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics