Search dblp for Publications

export results for "toc:db/journals/mam/mam36.bht:"

 download as .bib file

@article{DBLP:journals/mam/AdibelliPH12,
  author       = {Yusuf Adibelli and
                  Mustafa Parlak and
                  Ilker Hamzaoglu},
  title        = {Computation and power reduction techniques for {H.264} intra prediction},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {205--214},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.12.003},
  doi          = {10.1016/J.MICPRO.2011.12.003},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/AdibelliPH12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/AliasPP12,
  author       = {Christophe Alias and
                  Bogdan Pasca and
                  Alexandru Plesco},
  title        = {FPGA-specific synthesis of loop-nests with pipelined computational
                  cores},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {8},
  pages        = {606--619},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.06.009},
  doi          = {10.1016/J.MICPRO.2012.06.009},
  timestamp    = {Mon, 05 Feb 2024 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/AliasPP12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ArcasSSSUCHV12,
  author       = {Oriol Arcas and
                  Nehir S{\"{o}}nmez and
                  Gokhan Sayilar and
                  Satnam Singh and
                  Osman S. Unsal and
                  Adri{\'{a}}n Cristal and
                  Ibrahim Hur and
                  Mateo Valero},
  title        = {Resource-bounded multicore emulation using Beefarm},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {8},
  pages        = {620--631},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.015},
  doi          = {10.1016/J.MICPRO.2012.05.015},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ArcasSSSUCHV12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/AtitallahPNMD12,
  author       = {Rabie Ben Atitallah and
                  {\'{E}}ric Piel and
                  Sma{\"{\i}}l Niar and
                  Philippe Marquet and
                  Jean{-}Luc Dekeyser},
  title        = {A fast MPSoC virtual prototyping for intensive signal processing applications},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {176--189},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.06.001},
  doi          = {10.1016/J.MICPRO.2011.06.001},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/AtitallahPNMD12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/AymerichR12,
  author       = {Nivard Aymerich and
                  Antonio Rubio},
  title        = {Fault-tolerant nanoscale architecture based on linear threshold gates
                  with redundancy},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {420--426},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.003},
  doi          = {10.1016/J.MICPRO.2012.02.003},
  timestamp    = {Tue, 11 Jul 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/AymerichR12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/BarbaRMDL12,
  author       = {Jes{\'{u}}s Barba and
                  Fernando Rinc{\'{o}}n and
                  Francisco Moya and
                  Julio Dondo and
                  Juan Carlos L{\'{o}}pez},
  title        = {A comprehensive integration infrastructure for embedded system design},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {383--392},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.007},
  doi          = {10.1016/J.MICPRO.2012.02.007},
  timestamp    = {Tue, 29 Dec 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/BarbaRMDL12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/BaylissC12,
  author       = {Samuel Bayliss and
                  George A. Constantinides},
  title        = {Analytical synthesis of bandwidth-efficient {SDRAM} address generators},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {8},
  pages        = {665--675},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.007},
  doi          = {10.1016/J.MICPRO.2012.05.007},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/BaylissC12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/BeldianuDSZ12,
  author       = {Spiridon F. Beldianu and
                  Christopher Dahlberg and
                  Timothy Steele and
                  Sotirios G. Ziavras},
  title        = {Versatile design of shared vector coprocessors for multicores},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {7},
  pages        = {543--554},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.004},
  doi          = {10.1016/J.MICPRO.2012.05.004},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/BeldianuDSZ12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/CanetVAM12,
  author       = {Mar{\'{\i}}a Jos{\'{e}} Canet and
                  Javier Valls and
                  Vicen{\c{c}} Almenar and
                  Jos{\'{e}} Mar{\'{\i}}n{-}Roig},
  title        = {{FPGA} implementation of an OFDM-based {WLAN} receiver},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {232--244},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.11.004},
  doi          = {10.1016/J.MICPRO.2011.11.004},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/CanetVAM12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ChatziagorakisSL12,
  author       = {Prodromos Chatziagorakis and
                  Georgios Ch. Sirakoulis and
                  John N. Lygouras},
  title        = {Design automation of cellular neural networks for data fusion applications},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {1},
  pages        = {33--44},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.08.001},
  doi          = {10.1016/J.MICPRO.2011.08.001},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ChatziagorakisSL12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ChenK12,
  author       = {Dongdong Chen and
                  Seok{-}Bum Ko},
  title        = {A dynamic non-uniform segmentation method for first-order polynomial
                  function evaluation},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {4},
  pages        = {324--332},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.016},
  doi          = {10.1016/J.MICPRO.2012.02.016},
  timestamp    = {Tue, 29 Dec 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ChenK12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ChenWJ12,
  author       = {Po{-}Yueh Chen and
                  Chao{-}Chin Wu and
                  Ying{-}Jie Jiang},
  title        = {Bitmask-based code compression methods for balancing power consumption
                  and code size for hard real-time embedded systems},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {267--279},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.12.008},
  doi          = {10.1016/J.MICPRO.2011.12.008},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ChenWJ12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ChoiLSI12,
  author       = {Gyu Sang Choi and
                  Ingyu Lee and
                  Mankyu Sung and
                  Choongjae Im},
  title        = {A hybrid {SSD} with {PRAM} and {NAND} Flash memory},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {257--266},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.11.001},
  doi          = {10.1016/J.MICPRO.2011.11.001},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ChoiLSI12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ChrysosDB12,
  author       = {Grigorios Chrysos and
                  Apostolos Dollas and
                  Nikolaos G. Bourbakis},
  title        = {An embedded software-reconfigurable color segmentation architecture
                  for image processing systems},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {215--231},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.12.004},
  doi          = {10.1016/J.MICPRO.2011.12.004},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ChrysosDB12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/CuestaRA12,
  author       = {David Cuesta and
                  Jos{\'{e}} Luis Risco{-}Mart{\'{\i}}n and
                  Jos{\'{e}} L. Ayala},
  title        = {3D thermal-aware floorplanner using a {MILP} approximation},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {344--354},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.012},
  doi          = {10.1016/J.MICPRO.2012.02.012},
  timestamp    = {Sun, 02 Oct 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/CuestaRA12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/CzerwinskiK12,
  author       = {Robert Czerwinski and
                  Dariusz Kania},
  title        = {Area and speed oriented synthesis of FSMs for PAL-based CPLDs},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {1},
  pages        = {45--61},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.06.004},
  doi          = {10.1016/J.MICPRO.2011.06.004},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/CzerwinskiK12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/DingZSW12,
  author       = {Zheng Ding and
                  Feng Zhao and
                  Wei Shu and
                  Min{-}You Wu},
  title        = {Face detection system for {SVGA} source with hecto-scale frame rate
                  on {FPGA} board},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {4},
  pages        = {315--323},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.01.002},
  doi          = {10.1016/J.MICPRO.2012.01.002},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/DingZSW12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/DoalloAF12,
  author       = {Ramon Doallo and
                  Margarita Amor and
                  Basilio B. Fraguela},
  title        = {Special issue editorial: Exploitation of hardware accelerators},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {2},
  pages        = {63--64},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.01.001},
  doi          = {10.1016/J.MICPRO.2012.01.001},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/DoalloAF12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/FarooqPMM12,
  author       = {Umer Farooq and
                  Husain Parvez and
                  Habib Mehrez and
                  Zied Marrakchi},
  title        = {A new heterogeneous tree-based application specific {FPGA} and its
                  comparison with mesh-based application specific {FPGA}},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {8},
  pages        = {588--605},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.06.012},
  doi          = {10.1016/J.MICPRO.2012.06.012},
  timestamp    = {Tue, 14 Dec 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/FarooqPMM12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/Fechner12,
  author       = {Bernhard Fechner},
  title        = {Fast online error detection and correction with thread signature calculae},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {6},
  pages        = {462--470},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.001},
  doi          = {10.1016/J.MICPRO.2012.05.001},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/Fechner12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/JuY12,
  author       = {Xingang Ju and
                  Liang Yang},
  title        = {Performance analysis and comparison of 2 {\texttimes} 4 network on
                  chip topology},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {6},
  pages        = {505--509},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.04.006},
  doi          = {10.1016/J.MICPRO.2012.04.006},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/JuY12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/KochW12,
  author       = {Andreas Koch and
                  Roger F. Woods},
  title        = {Preface - {ARC}},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {8},
  pages        = {587},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.09.012},
  doi          = {10.1016/J.MICPRO.2012.09.012},
  timestamp    = {Tue, 29 Dec 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/KochW12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/KunduJC12,
  author       = {Santanu Kundu and
                  Soumya J. and
                  Santanu Chattopadhyay},
  title        = {Design and evaluation of Mesh-of-Tree based Network-on-Chip using
                  virtual channel router},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {6},
  pages        = {471--488},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.012},
  doi          = {10.1016/J.MICPRO.2012.05.012},
  timestamp    = {Mon, 05 Feb 2024 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/KunduJC12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/LiLWZQ12,
  author       = {Qiyue Li and
                  Jie Li and
                  Jianping Wang and
                  Baohua Zhao and
                  Yugui Qu},
  title        = {A pipelined processor architecture for regular expression string matching},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {6},
  pages        = {520--526},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.04.004},
  doi          = {10.1016/J.MICPRO.2012.04.004},
  timestamp    = {Tue, 07 May 2024 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/LiLWZQ12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/LopezS12,
  author       = {Jos{\'{e}} Francisco L{\'{o}}pez and
                  Roberto Sarmiento},
  title        = {Special Issue on Design of Circuits and Integrated Systems},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {333},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.002},
  doi          = {10.1016/J.MICPRO.2012.05.002},
  timestamp    = {Sun, 25 Jul 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/LopezS12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/LotfabadiYK12,
  author       = {Shahin Sanayei Lotfabadi and
                  Andy Gean Ye and
                  Sridhar Krishnan},
  title        = {Measuring the power efficiency of subthreshold FPGAs for implementing
                  portable biomedical applications},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {151--158},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.12.005},
  doi          = {10.1016/J.MICPRO.2011.12.005},
  timestamp    = {Thu, 23 Jun 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/LotfabadiYK12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/Meyer-BaseJMCG12,
  author       = {Uwe Meyer{-}B{\"{a}}se and
                  Guillermo Botella Juan and
                  Soumak Mookherjee and
                  Encarnaci{\'{o}}n Castillo and
                  Antonio Garc{\'{\i}}a},
  title        = {Energy optimization of Application-Specific Instruction-Set Processors
                  by using hardware accelerators in semicustom ICs technology},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {2},
  pages        = {127--137},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.06.003},
  doi          = {10.1016/J.MICPRO.2011.06.003},
  timestamp    = {Tue, 29 Dec 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/Meyer-BaseJMCG12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/MingasTP12,
  author       = {Grigorios Mingas and
                  Emmanouil G. Tsardoulias and
                  Loukas Petrou},
  title        = {An {FPGA} implementation of the {SMG-SLAM} algorithm},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {190--204},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.12.002},
  doi          = {10.1016/J.MICPRO.2011.12.002},
  timestamp    = {Sat, 09 Apr 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/MingasTP12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/MladenovNMK12,
  author       = {Todor Mladenov and
                  Saeid Nooshabadi and
                  Juan A. Montiel{-}Nelson and
                  Keseon Kim},
  title        = {Decoding of Raptor codes on embedded systems},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {375--382},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.009},
  doi          = {10.1016/J.MICPRO.2012.02.009},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/MladenovNMK12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/MuhlbachK12,
  author       = {Sascha M{\"{u}}hlbach and
                  Andreas Koch},
  title        = {NetStage/DPR: {A} self-reconfiguring platform for active and passive
                  network security operations},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {8},
  pages        = {632--643},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.013},
  doi          = {10.1016/J.MICPRO.2012.05.013},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/MuhlbachK12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/MutukudaYK12,
  author       = {Omesh Mutukuda and
                  Andy Gean Ye and
                  Gul N. Khan},
  title        = {Utilizing multi-bit connections to improve the area efficiency of
                  unidirectional routing resources for routing multi-bit signals on
                  FPGAs},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {167--175},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.12.001},
  doi          = {10.1016/J.MICPRO.2011.12.001},
  timestamp    = {Thu, 23 Jun 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/MutukudaYK12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/NakaharaSM12,
  author       = {Hiroki Nakahara and
                  Tsutomu Sasao and
                  Munehiro Matsuura},
  title        = {A regular expression matching circuit: Decomposed non-deterministic
                  realization with prefix sharing and multi-character transition},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {8},
  pages        = {644--664},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.009},
  doi          = {10.1016/J.MICPRO.2012.05.009},
  timestamp    = {Sun, 02 Oct 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/NakaharaSM12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/OriaBGCLGP12,
  author       = {Ana Cinta Oria and
                  Vicente Baena and
                  Joaqu{\'{\i}}n Granado and
                  Jorge Ch{\'{a}}vez and
                  Patricio L{\'{o}}pez and
                  Jos{\'{e}} Garc{\'{\i}}a Doblado and
                  Dar{\'{\i}}o P{\'{e}}rez{-}Calder{\'{o}}n},
  title        = {Reduced complexity {ICI} cancellation scheme for {OFDM} {DVB-SH} receivers},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {393--401},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.006},
  doi          = {10.1016/J.MICPRO.2012.02.006},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/OriaBGCLGP12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/PerezAS12,
  author       = {Jes{\'{u}}s M. P{\'{e}}rez and
                  Pablo Gonz{\'{a}}lez de Aledo and
                  Pablo S{\'{a}}nchez Espeso},
  title        = {Real-time voxel-based visual hull reconstruction},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {439--447},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.003},
  doi          = {10.1016/J.MICPRO.2012.05.003},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/PerezAS12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/PeyicBGHK12,
  author       = {Merve Peyic and
                  Hakan Baba and
                  Erdem Guleyuboglu and
                  Ilker Hamzaoglu and
                  Mehmet Keskin{\"{o}}z},
  title        = {A low power multi-rate decoder hardware for {IEEE} 802.11n {LDPC}
                  codes},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {159--166},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.12.006},
  doi          = {10.1016/J.MICPRO.2011.12.006},
  timestamp    = {Fri, 24 Feb 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/PeyicBGHK12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/PichelRFR12,
  author       = {Juan Carlos Pichel and
                  Francisco F. Rivera and
                  Marcos Fern{\'{a}}ndez and
                  Aurelio Rodr{\'{\i}}guez},
  title        = {Optimization of sparse matrix-vector multiplication using reordering
                  techniques on GPUs},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {2},
  pages        = {65--77},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.05.005},
  doi          = {10.1016/J.MICPRO.2011.05.005},
  timestamp    = {Fri, 06 Aug 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/PichelRFR12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/Portela-GarciaGGREGL12,
  author       = {Marta Portela{-}Garc{\'{\i}}a and
                  Michelangelo Grosso and
                  M. Gallardo{-}Campos and
                  Matteo Sonza Reorda and
                  Luis Entrena and
                  Mario Garc{\'{\i}}a{-}Valderas and
                  Celia L{\'{o}}pez{-}Ongil},
  title        = {On the use of embedded debug features for permanent and transient
                  fault resilience in microprocessors},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {334--343},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.013},
  doi          = {10.1016/J.MICPRO.2012.02.013},
  timestamp    = {Sat, 09 Apr 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/Portela-GarciaGGREGL12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/QianLWCD12,
  author       = {Jiang{-}Bo Qian and
                  Youming Li and
                  Yongli Wang and
                  Huahui Chen and
                  Yihong Dong},
  title        = {An embedded co-processor for accelerating window joins over uncertain
                  data streams},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {6},
  pages        = {489--504},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.04.007},
  doi          = {10.1016/J.MICPRO.2012.04.007},
  timestamp    = {Sat, 05 Sep 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/QianLWCD12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/RahmatiSHK12,
  author       = {Dara Rahmati and
                  Hamid Sarbazi{-}Azad and
                  Shaahin Hessabi and
                  Abbas Eslami Kiasari},
  title        = {Power-efficient deterministic and adaptive routing in torus networks-on-chip},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {7},
  pages        = {571--585},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.05.009},
  doi          = {10.1016/J.MICPRO.2011.05.009},
  timestamp    = {Thu, 23 Jun 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/RahmatiSHK12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ReyesS12,
  author       = {Ruym{\'{a}}n Reyes and
                  Francisco de Sande},
  title        = {Optimization strategies in different {CUDA} architectures using llCoMP},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {2},
  pages        = {78--87},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.05.006},
  doi          = {10.1016/J.MICPRO.2011.05.006},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ReyesS12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SafaeiV12,
  author       = {Farshad Safaei and
                  Majed ValadBeigi},
  title        = {An efficient routing methodology to tolerate static and dynamic faults
                  in 2-D mesh networks-on-chip},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {7},
  pages        = {531--542},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.014},
  doi          = {10.1016/J.MICPRO.2012.05.014},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SafaeiV12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SalvadorVMRS12,
  author       = {Rub{\'{e}}n Salvador and
                  Alberto Vidal and
                  F{\'{e}}lix Moreno and
                  Teresa Riesgo and
                  Luk{\'{a}}s Sekanina},
  title        = {Accelerating FPGA-based evolution of wavelet transform filters by
                  optimized task scheduling},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {427--438},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.002},
  doi          = {10.1016/J.MICPRO.2012.02.002},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SalvadorVMRS12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SammanHG12,
  author       = {Faizal Arya Samman and
                  Thomas Hollstein and
                  Manfred Glesner},
  title        = {Planar adaptive network-on-chip supporting deadlock-free and efficient
                  tree-based multicast routing method},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {6},
  pages        = {449--461},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.04.003},
  doi          = {10.1016/J.MICPRO.2012.04.003},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SammanHG12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SammanHG12a,
  author       = {Faizal Arya Samman and
                  Thomas Hollstein and
                  Manfred Glesner},
  title        = {Erratum to Planar adaptive network-on-chip supporting deadlock-free
                  and efficient tree-based multicast routing method Microprocessors
                  and Microsystems {(2012)} 449-461},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {6},
  pages        = {527},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.07.001},
  doi          = {10.1016/J.MICPRO.2012.07.001},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SammanHG12a.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SanjurjoABD12,
  author       = {Jose Rodrigo Sanjurjo and
                  Margarita Amor and
                  Montserrat B{\'{o}}o and
                  Ramon Doallo},
  title        = {High-performance Monte Carlo radiosity on {GPU} based on scene partitioning},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {2},
  pages        = {88--95},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.05.004},
  doi          = {10.1016/J.MICPRO.2011.05.004},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SanjurjoABD12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SarawadekarIBB12,
  author       = {Kishor Sarawadekar and
                  Harihar Bharat Indana and
                  Deep Bera and
                  Swapna Banerjee},
  title        = {{VLSI-DSP} based real time solution of {DSC-SRI} for an ultrasound
                  system},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {1},
  pages        = {1--12},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.09.001},
  doi          = {10.1016/J.MICPRO.2011.09.001},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SarawadekarIBB12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/Sarbazi-AzadB12,
  author       = {Hamid Sarbazi{-}Azad and
                  Nader Bagherzadeh},
  title        = {Editorial notes: Special issue on on-chip parallel and network-based
                  systems},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {7},
  pages        = {529--530},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.08.003},
  doi          = {10.1016/J.MICPRO.2012.08.003},
  timestamp    = {Mon, 15 Jun 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/Sarbazi-AzadB12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SavichMA12,
  author       = {Antony W. Savich and
                  Medhat Moussa and
                  Shawki Areibi},
  title        = {A scalable pipelined architecture for real-time computation of {MLP-BP}
                  neural networks},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {2},
  pages        = {138--150},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2010.12.001},
  doi          = {10.1016/J.MICPRO.2010.12.001},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SavichMA12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SayB12,
  author       = {Fatih Say and
                  C{\"{u}}neyt F. Bazlama{\c{c}}ci},
  title        = {A reconfigurable computing platform for real time embedded applications},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {1},
  pages        = {13--32},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.08.013},
  doi          = {10.1016/J.MICPRO.2011.08.013},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SayB12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SchulzeS12,
  author       = {Stefan Schulze and
                  Sergej Sawitzki},
  title        = {Processor design using a functional hardware description language},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {8},
  pages        = {676--694},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.006},
  doi          = {10.1016/J.MICPRO.2012.05.006},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SchulzeS12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SchumacherPP12,
  author       = {Tobias Schumacher and
                  Christian Plessl and
                  Marco Platzner},
  title        = {{IMORC:} An infrastructure and architecture template for implementing
                  high-performance reconfigurable {FPGA} accelerators},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {2},
  pages        = {110--126},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.04.002},
  doi          = {10.1016/J.MICPRO.2011.04.002},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SchumacherPP12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SebastiaoRF12,
  author       = {Nuno Sebasti{\~{a}}o and
                  Nuno Roma and
                  Paulo F. Flores},
  title        = {Hardware accelerator architecture for simultaneous short-read {DNA}
                  sequences alignment with enhanced traceback phase},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {2},
  pages        = {96--109},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.05.003},
  doi          = {10.1016/J.MICPRO.2011.05.003},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SebastiaoRF12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SenguptaSS12,
  author       = {Anirban Sengupta and
                  Reza Sedaghat and
                  Pallabi Sarkar},
  title        = {Rapid exploration of integrated scheduling and module selection in
                  high level synthesis for application specific processor design},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {4},
  pages        = {303--314},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.015},
  doi          = {10.1016/J.MICPRO.2012.02.015},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SenguptaSS12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SilvaF12,
  author       = {Miguel Lino Silva and
                  Jo{\~{a}}o Canas Ferreira},
  title        = {Run-time generation of partial {FPGA} configurations for subword operations},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {365--374},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.010},
  doi          = {10.1016/J.MICPRO.2012.02.010},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SilvaF12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/SutulaFS12,
  author       = {Stepan Sutula and
                  Carles Ferrer and
                  Francisco Serra{-}Graells},
  title        = {Design and modeling of a low-power multi-channel integrated circuit
                  for infrared gas recognition},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {355--364},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.011},
  doi          = {10.1016/J.MICPRO.2012.02.011},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/SutulaFS12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/TamagnoneMM12,
  author       = {M. Tamagnone and
                  Maurizio Martina and
                  Guido Masera},
  title        = {An application specific instruction set processor based implementation
                  for signal detection in multiple antenna systems},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {3},
  pages        = {245--256},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.11.003},
  doi          = {10.1016/J.MICPRO.2011.11.003},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/TamagnoneMM12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/TewoldeHH12,
  author       = {Girma S. Tewolde and
                  Darrin M. Hanna and
                  Richard E. Haskell},
  title        = {A modular and efficient hardware architecture for particle swarm optimization
                  algorithm},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {4},
  pages        = {289--302},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.001},
  doi          = {10.1016/J.MICPRO.2012.02.001},
  timestamp    = {Mon, 05 Feb 2024 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/TewoldeHH12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/VergosB12,
  author       = {Haridimos T. Vergos and
                  Dimitris Bakalis},
  title        = {Area-time efficient multi-modulus adders and their applications},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {409--419},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.004},
  doi          = {10.1016/J.MICPRO.2012.02.004},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/VergosB12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ViejoVJMOQ12,
  author       = {Julian Viejo and
                  Jose Ignacio Villar and
                  Jorge Juan and
                  Alejandro Mill{\'{a}}n and
                  Enrique Ost{\'{u}}a and
                  Juan Quiros},
  title        = {Long-term on-chip verification of systems with logical events scattered
                  in time},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {5},
  pages        = {402--408},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.005},
  doi          = {10.1016/J.MICPRO.2012.02.005},
  timestamp    = {Mon, 16 Nov 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ViejoVJMOQ12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/WangHB12,
  author       = {Chifeng Wang and
                  Wen{-}Hsiang Hu and
                  Nader Bagherzadeh},
  title        = {A load-balanced congestion-aware wireless network-on-chip design for
                  multi-core platforms},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {7},
  pages        = {555--570},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2011.10.002},
  doi          = {10.1016/J.MICPRO.2011.10.002},
  timestamp    = {Mon, 15 Jun 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/WangHB12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ZaykovK12,
  author       = {Pavel G. Zaykov and
                  Georgi Kuzmanov},
  title        = {Multithreading on reconfigurable hardware: An architectural approach},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {8},
  pages        = {695--704},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.05.005},
  doi          = {10.1016/J.MICPRO.2012.05.005},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ZaykovK12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ZhuJLW12,
  author       = {Suxia Zhu and
                  Zhenzhou Ji and
                  Tao Liu and
                  Qing Wang},
  title        = {{CCTR:} An efficient point-to-point memory race recorder implemented
                  in chunks},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {6},
  pages        = {510--519},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.04.005},
  doi          = {10.1016/J.MICPRO.2012.04.005},
  timestamp    = {Sat, 22 Feb 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mam/ZhuJLW12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/ZicariPCC12,
  author       = {Paolo Zicari and
                  Stefania Perri and
                  Pasquale Corsonello and
                  Giuseppe Cocorullo},
  title        = {Low-cost {FPGA} stereo vision system for real time disparity maps
                  calculation},
  journal      = {Microprocess. Microsystems},
  volume       = {36},
  number       = {4},
  pages        = {281--288},
  year         = {2012},
  url          = {https://doi.org/10.1016/j.micpro.2012.02.014},
  doi          = {10.1016/J.MICPRO.2012.02.014},
  timestamp    = {Sun, 02 Oct 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/ZicariPCC12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics