Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSearch dblp for Publications
export results for "toc:db/conf/hpca/hpca2024.bht:"
download as .bib file
@inproceedings{DBLP:conf/hpca/AbdullahLZA24,
author = {Rahaf Abdullah and
Hyokeun Lee and
Huiyang Zhou and
Amro Awad},
title = {Salus: Efficient Security Support for CXL-Expanded {GPU} Memory},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1--15},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00027},
doi = {10.1109/HPCA57654.2024.00027},
timestamp = {Wed, 17 Apr 2024 17:17:11 +0200},
biburl = {https://dblp.org/rec/conf/hpca/AbdullahLZA24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/AnTYPPSLLZ24,
author = {Yuda An and
Yunxiao Tang and
Shushu Yi and
Li Peng and
Xiurui Pan and
Guangyu Sun and
Zhaochu Luo and
Qiao Li and
Jie Zhang},
title = {StreamPIM: Streaming Matrix Computation in Racetrack Memory},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {297--311},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00031},
doi = {10.1109/HPCA57654.2024.00031},
timestamp = {Tue, 21 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/AnTYPPSLLZ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ArunMP24,
author = {K. P. Arun and
Debadatta Mishra and
Biswabandan Panda},
title = {Prosper: Program Stack Persistence in Hybrid Memory Systems},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1168--1183},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00091},
doi = {10.1109/HPCA57654.2024.00091},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ArunMP24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/BostanciYOKTYSM24,
author = {F. Nisa Bostanci and
Ismail Emir Y{\"{u}}ksel and
Ataberk Olgun and
Konstantinos Kanellopoulos and
Yahya Can Tugrul and
A. Giray Yagli{\c{c}}i and
Mohammad Sadrosadati and
Onur Mutlu},
title = {CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at
Low Cost},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {593--612},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00050},
doi = {10.1109/HPCA57654.2024.00050},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/BostanciYOKTYSM24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/BuckGJ24,
author = {Alexander Buck and
Karthik Ganesan and
Natalie Enright Jerger},
title = {FlipBit: Approximate Flash Memory for IoT Devices},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {876--890},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00072},
doi = {10.1109/HPCA57654.2024.00072},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/BuckGJ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/BuyuktosunogluTABWL24,
author = {Alper Buyuktosunoglu and
David Trilla and
B{\"{u}}lent Abali and
Deanna Postles Dunn Berger and
Craig R. Walters and
Jang{-}Soo Lee},
title = {Enterprise-Class Cache Compression Design},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {996--1011},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00080},
doi = {10.1109/HPCA57654.2024.00080},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/BuyuktosunogluTABWL24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/CaiWPWTSGM24,
author = {Jingwei Cai and
Zuotong Wu and
Sen Peng and
Yuchen Wei and
Zhanhong Tan and
Guiming Shi and
Mingyu Gao and
Kaisheng Ma},
title = {Gemini: Mapping and Architecture Co-exploration for Large-scale {DNN}
Chiplet Accelerators},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {156--171},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00022},
doi = {10.1109/HPCA57654.2024.00022},
timestamp = {Tue, 30 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/CaiWPWTSGM24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ChatzopoulosPKG24,
author = {Odysseas Chatzopoulos and
George Papadimitriou and
Vasileios Karakostas and
Dimitris Gizopoulos},
title = {Gem5-MARVEL: Microarchitecture-Level Resilience Analysis of Heterogeneous
SoC Architectures},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {543--559},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00047},
doi = {10.1109/HPCA57654.2024.00047},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ChatzopoulosPKG24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ChenHC24,
author = {Yun Chen and
Ali Hajiabadi and
Trevor E. Carlson},
title = {{GADGETSPINNER:} {A} New Transient Execution Primitive Using the Loop
Stream Detector},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {15--30},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00013},
doi = {10.1109/HPCA57654.2024.00013},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ChenHC24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ChenHPC24,
author = {Yun Chen and
Ali Hajiabadi and
Lingfeng Pei and
Trevor E. Carlson},
title = {{PREFETCHX:} Cross-Core Cache-Agnostic Prefetcher-based Side-Channel
Attacks},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {395--408},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00037},
doi = {10.1109/HPCA57654.2024.00037},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ChenHPC24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ChoiPKKA24,
author = {Jaewan Choi and
Jaehyun Park and
Kwanhee Kyung and
Nam Sung Kim and
Jung Ho Ahn},
title = {Unleashing the Potential of {PIM:} Accelerating Large Batched Inference
of Transformer-Based Generative Models},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {614},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00052},
doi = {10.1109/HPCA57654.2024.00052},
timestamp = {Thu, 18 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ChoiPKKA24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ChunLKPK24,
author = {Myoungjun Chun and
Jaeyong Lee and
Myungsuk Kim and
Jisung Park and
Jihong Kim},
title = {RiF: Improving Read Performance of Modern SSDs Using an On-Die Early-Retry
Engine},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {643--656},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00056},
doi = {10.1109/HPCA57654.2024.00056},
timestamp = {Thu, 18 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ChunLKPK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/CragoDSK24,
author = {Neal Clayton Crago and
Sana Damani and
Karthikeyan Sankaralingam and
Stephen W. Keckler},
title = {{WASP:} Exploiting {GPU} Pipeline Parallelism with Hardware-Accelerated
Automatic Warp Specialization},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1--16},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00086},
doi = {10.1109/HPCA57654.2024.00086},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/CragoDSK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/FuXLCZR24,
author = {Gelin Fu and
Tian Xia and
Zhongpei Luo and
Ruiyang Chen and
Wenzhe Zhao and
Pengju Ren},
title = {Differential-Matching Prefetcher for Indirect Memory Access},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {439--453},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00040},
doi = {10.1109/HPCA57654.2024.00040},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/FuXLCZR24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/GerogiannisATH24,
author = {Gerasimos Gerogiannis and
Sriram Aananthakrishnan and
Josep Torrellas and
Ibrahim Hur},
title = {HotTiles: Accelerating SpMM with Heterogeneous Accelerator Architectures},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1012--1028},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00081},
doi = {10.1109/HPCA57654.2024.00081},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/GerogiannisATH24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/GoukKBJ24,
author = {Donghyun Gouk and
Miryeong Kwon and
Hanyeoreum Bae and
Myoungsoo Jung},
title = {DockerSSD: Containerized In-Storage Processing and Hardware Acceleration
for Computational SSDs},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {379--394},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00036},
doi = {10.1109/HPCA57654.2024.00036},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/GoukKBJ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/GuptaD24,
author = {Sudhanshu Gupta and
Sandhya Dwarkadas},
title = {{RELIEF:} Relieving Memory Pressure In SoCs Via Data Movement-Aware
Accelerator Scheduling},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1063--1079},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00084},
doi = {10.1109/HPCA57654.2024.00084},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/GuptaD24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/GurevinSHHDK24,
author = {Deniz Gurevin and
Mohsin Shan and
Shaoyi Huang and
Md Amit Hasan and
Caiwen Ding and
Omer Khan},
title = {PruneGNN: Algorithm-Architecture Pruning Framework for Graph Neural
Network Acceleration},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {108--123},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00019},
doi = {10.1109/HPCA57654.2024.00019},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/GurevinSHHDK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/HongCPYGK24,
author = {Jeongmin Hong and
Sungjun Cho and
Geonwoo Park and
Wonhyuk Yang and
Young{-}Ho Gong and
Gwangsun Kim},
title = {Bandwidth-Effective {DRAM} Cache for {GPU} s with Storage-Class Memory},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {139--155},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00021},
doi = {10.1109/HPCA57654.2024.00021},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/HongCPYGK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/HuangGSZY24,
author = {Lingyi Huang and
Yu Gong and
Yang Sui and
Xiao Zang and
Bo Yuan},
title = {{MOPED:} Efficient Motion Planning Engine with Flexible Dimension
Support},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {483--497},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00043},
doi = {10.1109/HPCA57654.2024.00043},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/HuangGSZY24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/HyunKLR24,
author = {Bongjoon Hyun and
Taehun Kim and
Dongjae Lee and
Minsoo Rhu},
title = {Pathfinding Future {PIM} Architectures by Demystifying a Commercial
{PIM} Technology},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {263--279},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00029},
doi = {10.1109/HPCA57654.2024.00029},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/HyunKLR24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ImY24,
author = {Dongseok Im and
Hoi{-}Jun Yoo},
title = {LUTein: Dense-Sparse Bit-Slice Architecture With Radix-4 LUT-Based
Slice-Tensor Processing Units},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {747--759},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00063},
doi = {10.1109/HPCA57654.2024.00063},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ImY24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/JametVJAC24,
author = {Alexandre Valentin Jamet and
Georgios Vavouliotis and
Daniel A. Jim{\'{e}}nez and
Lluc Alvarez and
Marc Casas},
title = {A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive
Prefetch Filtering},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {528--542},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00046},
doi = {10.1109/HPCA57654.2024.00046},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/JametVJAC24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/JangKLK24,
author = {Jaeyong Jang and
Yulhwa Kim and
Juheun Lee and
Jae{-}Joon Kim},
title = {{FIGNA:} Integer Unit-Based Accelerator Design for {FP-INT} {GEMM}
Preserving Numerical Accuracy},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {760--773},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00064},
doi = {10.1109/HPCA57654.2024.00064},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/JangKLK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/JangSJPKL24,
author = {Hongsun Jang and
Jaeyong Song and
Jaewon Jung and
Jaeyoung Park and
Youngsok Kim and
Jinho Lee},
title = {Smart-Infinity: Fast Large Language Model Training using Near-Storage
Processing on a Real System},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {345--360},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00034},
doi = {10.1109/HPCA57654.2024.00034},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/JangSJPKL24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/KimR24,
author = {Sebastian S. Kim and
Alberto Ros},
title = {Effective Context-Sensitive Memory Dependence Prediction},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {515--527},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00045},
doi = {10.1109/HPCA57654.2024.00045},
timestamp = {Fri, 19 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/KimR24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LaskarMKMMK24,
author = {Sabuj Laskar and
Pranati Majhi and
Sungkeun Kim and
Farabi Mahmud and
Abdullah Muzahid and
Eun Jung Kim},
title = {Enhancing Collective Communication in {MCM} Accelerators for Deep
Learning Training},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1--16},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00069},
doi = {10.1109/HPCA57654.2024.00069},
timestamp = {Thu, 18 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LaskarMKMMK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LeeJKKLK24,
author = {Jaeyoon Lee and
Wonyeong Jung and
Dongwhee Kim and
Daero Kim and
Junseung Lee and
Jungrae Kim},
title = {Agile-DRAM: Agile Trade-Offs in Memory Capacity, Latency, and Energy
for Data Centers},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1141--1153},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00089},
doi = {10.1109/HPCA57654.2024.00089},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LeeJKKLK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LeePKYLCKKC24,
author = {Minjae Lee and
Seongmin Park and
Hyungmin Kim and
Minyong Yoon and
Janghwan Lee and
Jun Won Choi and
Nam Sung Kim and
Mingu Kang and
Jungwook Choi},
title = {{SPADE:} Sparse Pillar-based 3D Object Detection Accelerator for Autonomous
Driving},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {454--467},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00041},
doi = {10.1109/HPCA57654.2024.00041},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LeePKYLCKKC24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LiDWGYZKX24,
author = {Qiao Li and
Hongyang Dang and
Zheng Wan and
Congming Gao and
Min Ye and
Jie Zhang and
Tei{-}Wei Kuo and
Chun Jason Xue},
title = {Midas Touch: Invalid-Data Assisted Reliability and Performance Boost
for 3d High-Density Flash},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {657--670},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00057},
doi = {10.1109/HPCA57654.2024.00057},
timestamp = {Tue, 21 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LiDWGYZKX24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LiLBM24,
author = {Huize Li and
Zhaoying Li and
Zhenyu Bai and
Tulika Mitra},
title = {{ASADI:} Accelerating Sparse Attention Using Diagonal-based In-Situ
Computing},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {774--787},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00065},
doi = {10.1109/HPCA57654.2024.00065},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LiLBM24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LiLKYAZSKD24,
author = {Yueying Li and
Nikita Lazarev and
David Koufaty and
Tenny Yin and
Andy Anderson and
Zhiru Zhang and
G. Edward Suh and
Kostis Kaffes and
Christina Delimitrou},
title = {LibPreemptible: Enabling Fast, Adaptive, and Hardware-Assisted User-Space
Scheduling},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {922--936},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00075},
doi = {10.1109/HPCA57654.2024.00075},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LiLKYAZSKD24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LiYYSL24,
author = {Yi Li and
Tsun{-}Yu Yang and
Ming{-}Chang Yang and
Zhaoyan Shen and
Bingzhe Li},
title = {Celeritas: Out-of-Core Based Unsupervised Graph Neural Network via
Cross-Layer Computing 2024},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {91--107},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00018},
doi = {10.1109/HPCA57654.2024.00018},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LiYYSL24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LiZLZWZZWC24,
author = {Wenxue Li and
Junyi Zhang and
Yufei Liu and
Gaoxiong Zeng and
Zilong Wang and
Chaoliang Zeng and
Pengpeng Zhou and
Qiaoling Wang and
Kai Chen},
title = {Cepheus: Accelerating Datacenter Applications with High-Performance
RoCE-Capable Multicast},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {908--921},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00074},
doi = {10.1109/HPCA57654.2024.00074},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LiZLZWZZWC24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LinMXLSMY24,
author = {Zhiqi Lin and
Youshan Miao and
Guanbin Xu and
Cheng Li and
Olli Saarikivi and
Saeed Maleki and
Fan Yang},
title = {Tessel: Boosting Distributed Execution of Large {DNN} Models via Flexible
Schedule Search},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {803--816},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00067},
doi = {10.1109/HPCA57654.2024.00067},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LinMXLSMY24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LiuWLQJLZQ24,
author = {Chang Liu and
Dongsheng Wang and
Yongqiang Lyu and
Pengfei Qiu and
Yu Jin and
Zhuoyuan Lu and
Yinqian Zhang and
Gang Qu},
title = {Uncovering and Exploiting {AMD} Speculative Memory Access Predictors
for Fun and Profit},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {31--45},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00014},
doi = {10.1109/HPCA57654.2024.00014},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LiuWLQJLZQ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LiuXSZOY24,
author = {Dajiang Liu and
Yuxin Xia and
Jiaxing Shang and
Jiang Zhong and
Peng Ouyang and
Shouyi Yin},
title = {E2EMap: End-to-End Reinforcement Learning for {CGRA} Compilation via
Reverse Mapping},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {46--60},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00015},
doi = {10.1109/HPCA57654.2024.00015},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LiuXSZOY24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LiuYLWSPJ24,
author = {Fangxin Liu and
Ning Yang and
Haomin Li and
Zongwu Wang and
Zhuoran Song and
Songwen Pei and
Li Jiang},
title = {{SPARK:} Scalable and Precision-Aware Acceleration of Neural Networks
via Efficient Encoding},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1029--1042},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00082},
doi = {10.1109/HPCA57654.2024.00082},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LiuYLWSPJ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LiuZHHY24,
author = {Yu{-}Yuan Liu and
Hong{-}Sheng Zheng and
Yu Fang Hu and
Chen{-}Fong Hsu and
Tsung Tai Yeh},
title = {TinyTS: Memory-Efficient TinyML Model Compiler Framework on Microcontrollers},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {848--860},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00070},
doi = {10.1109/HPCA57654.2024.00070},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LiuZHHY24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/LuNLS24,
author = {Xiaoyang Lu and
Hamed Najafi and
Jason Liu and
Xian{-}He Sun},
title = {{CHROME:} Concurrency-Aware Holistic Cache Management Framework with
Online Reinforcement Learning},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1154--1167},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00090},
doi = {10.1109/HPCA57654.2024.00090},
timestamp = {Mon, 29 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/LuNLS24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/MaWCLWM24,
author = {Chenlin Ma and
Yingping Wang and
Fuwen Chen and
Jing Liao and
Yi Wang and
Rui Mao},
title = {Rapper: {A} Parameter-Aware Repair-in-Memory Accelerator for Blockchain
Storage Platform},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {468--482},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00042},
doi = {10.1109/HPCA57654.2024.00042},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/MaWCLWM24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/MaoTYLZ24,
author = {Ruixin Mao and
Lin Tang and
Xingyu Yuan and
Ye Liu and
Jun Zhou},
title = {Stellar: Energy-Efficient and Low-Latency {SNN} Algorithm and Hardware
Co-Design with Spatiotemporal Computation},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {172--185},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00023},
doi = {10.1109/HPCA57654.2024.00023},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/MaoTYLZ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/McKinneyHJ24,
author = {Evan McKinney and
Michael Hatridge and
Alex K. Jones},
title = {{MIRAGE:} Quantum Circuit Decomposition and Routing Collaborative
Design Using Mirror Gates},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {704--718},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00060},
doi = {10.1109/HPCA57654.2024.00060},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/McKinneyHJ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/MishraSKND24,
author = {Cyan Subhra Mishra and
Jack Sampson and
Mahmut Taylan Kandemir and
Vijaykrishnan Narayanan and
Chita R. Das},
title = {Usas: {A} Sustainable Continuous-Learning' Framework for Edge Servers},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {891--907},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00073},
doi = {10.1109/HPCA57654.2024.00073},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/MishraSKND24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/NaKLH24,
author = {Seonjin Na and
Jungwoo Kim and
Sunho Lee and
Jaehyuk Huh},
title = {Supporting Secure Multi-GPU Computing with Dynamic and Batched Metadata
Management},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {204--217},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00025},
doi = {10.1109/HPCA57654.2024.00025},
timestamp = {Thu, 02 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/NaKLH24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/NiuYSLJ24,
author = {Fuping Niu and
Jianhui Yue and
Jiangqiu Shen and
Xiaofei Liao and
Hai Jin},
title = {FlashGNN: An In-SSD Accelerator for {GNN} Training},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {361--378},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00035},
doi = {10.1109/HPCA57654.2024.00035},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/NiuYSLJ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/OliveiraOYBGGM24,
author = {Geraldo F. Oliveira and
Ataberk Olgun and
Abdullah Giray Yaglik{\c{c}}i and
F. Nisa Bostanci and
Juan G{\'{o}}mez{-}Luna and
Saugata Ghose and
Onur Mutlu},
title = {{MIMDRAM:} An End-to-End Processing-Using-DRAM System for High-Throughput,
Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data
Computing},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {186--203},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00024},
doi = {10.1109/HPCA57654.2024.00024},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/OliveiraOYBGGM24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ParkKSJLWKLKKKLCTCSAK24,
author = {Sangsoo Park and
KyungSoo Kim and
Jinin So and
Jin Jung and
Jonggeon Lee and
Kyoungwan Woo and
Nayeon Kim and
Younghyun Lee and
Hyungyo Kim and
Yongsuk Kwon and
Jinhyun Kim and
Jieun Lee and
YeonGon Cho and
Yongmin Tai and
Jeonghyeon Cho and
Hoyoung Song and
Jung Ho Ahn and
Nam Sung Kim},
title = {An LPDDR-based {CXL-PNM} Platform for TCO-efficient Inference of Transformer-based
Large Language Models},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {970--982},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00078},
doi = {10.1109/HPCA57654.2024.00078},
timestamp = {Wed, 01 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ParkKSJLWKLKKKLCTCSAK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/PatelMNA24,
author = {Neel Patel and
Amin Mamandipoor and
Mohammad Nouri and
Mohammad Alian},
title = {SmartDIMM: In-Memory Acceleration of Upper Layer Protocols},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {312--329},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00032},
doi = {10.1109/HPCA57654.2024.00032},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/PatelMNA24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/PrasetiyoPK24,
author = {Prasetiyo and
Adiwena Putra and
Joo{-}Young Kim},
title = {Morphling: {A} Throughput-Maximized TFHE-based Accelerator using Transform-domain
Reuse},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {249--262},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00028},
doi = {10.1109/HPCA57654.2024.00028},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/PrasetiyoPK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/PsistakisCT24,
author = {Antonis Psistakis and
Fabien Chaix and
Josep Torrellas},
title = {{MINOS:} Distributed Consistency and Persistency Protocol Implementation
{\&} Offloading to SmartNICs},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1--17},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00076},
doi = {10.1109/HPCA57654.2024.00076},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/PsistakisCT24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/RamanJK24,
author = {Siddhartha Raman Sundara Raman and
Lizy K. John and
Jaydeep P. Kulkarni},
title = {{SACHI:} {A} Stationarity-Aware, All-Digital, Near-Memory, Ising Architecture},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {719--731},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00061},
doi = {10.1109/HPCA57654.2024.00061},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/RamanJK24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/RenXYZLNWXL24,
author = {Jie Ren and
Dong Xu and
Shuangyan Yang and
Jiacheng Zhao and
Zhicheng Li and
Christian Navasca and
Chenxi Wang and
Guoqing Harry Xu and
Dong Li},
title = {Enabling Large Dynamic Neural Network Training with Learning-based
Memory Management},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {788--802},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00066},
doi = {10.1109/HPCA57654.2024.00066},
timestamp = {Thu, 18 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/RenXYZLNWXL24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/RuckerSSVPKO24,
author = {Alexander C. Rucker and
Shiv Sundram and
Coleman Smith and
Matthew Vilim and
Raghu Prabhakar and
Fredrik Kj{\o}lstad and
Kunle Olukotun},
title = {Revet: {A} Language and Compiler for Dataflow Threads},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1--14},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00016},
doi = {10.1109/HPCA57654.2024.00016},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/RuckerSSVPKO24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/SaxenaQ24,
author = {Anish Saxena and
Moinuddin K. Qureshi},
title = {{START:} Scalable Tracking for any Rowhammer Threshold},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {578--592},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00049},
doi = {10.1109/HPCA57654.2024.00049},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/SaxenaQ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/SeyyedAghaeiNE24,
author = {Hossein SeyyedAghaei and
Mahmood Naderan{-}Tahan and
Lieven Eeckhout},
title = {{GPU} Scale-Model Simulation},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1125--1140},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00088},
doi = {10.1109/HPCA57654.2024.00088},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/SeyyedAghaeiNE24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ShanYQY24,
author = {Yalong Shan and
Yongkui Yang and
Xuehai Qian and
Zhibin Yu},
title = {Guser: {A} {GPGPU} Power Stressmark Generator},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1111--1124},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00087},
doi = {10.1109/HPCA57654.2024.00087},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ShanYQY24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ShiJJMV24,
author = {Man Shi and
Vikram Jain and
Antony Joseph and
Maurice Meijer and
Marian Verhelst},
title = {BitWave: Exploiting Column-Based Bit-Level Sparsity for Deep Learning
Acceleration},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {732--746},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00062},
doi = {10.1109/HPCA57654.2024.00062},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ShiJJMV24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/SimAALRKSMKP24,
author = {Joonseop Sim and
Soohong Ahn and
Taeyoung Ahn and
Seungyong Lee and
Myunghyun Rhee and
Jooyoung Kim and
Kwangsik Shin and
Donguk Moon and
Euiseok Kim and
Kyoung Park},
title = {Computational CXL-Memory Solution for Accelerating Memory-Intensive
Applications},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {615},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00053},
doi = {10.1109/HPCA57654.2024.00053},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/SimAALRKSMKP24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/SudarshanMVSC24,
author = {Chetan Choppali Sudarshan and
Nikhil Matkar and
Sarma B. K. Vrudhula and
Sachin S. Sapatnekar and
Vidya A. Chhabria},
title = {{ECO-CHIP:} Estimation of Carbon Footprint of Chiplet-based Architectures
for Sustainable {VLSI}},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {671--685},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00058},
doi = {10.1109/HPCA57654.2024.00058},
timestamp = {Thu, 18 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/SudarshanMVSC24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/TrochatosXDLDS24,
author = {Theodoros Trochatos and
Chuanqi Xu and
Sanjay Deshpande and
Yao Lu and
Yongshan Ding and
Jakub Szefer},
title = {A Quantum Computer Trusted Execution Environment},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {613},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00051},
doi = {10.1109/HPCA57654.2024.00051},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/TrochatosXDLDS24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/TsengCY24,
author = {Shih{-}Hung Tseng and
Tseng{-}Yi Chen and
Ming{-}Chang Yang},
title = {Are Superpages Super-fast? Distilling Flash Blocks to Unify Flash
Pages of a Superpage in an {SSD}},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {630--642},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00055},
doi = {10.1109/HPCA57654.2024.00055},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/TsengCY24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/WaliaYBLT24,
author = {Sumit Walia and
Cheng Ye and
Arkid Bera and
Dhruvi Lodhavia and
Yatish Turakhia},
title = {{TALCO:} Tiling Genome Sequence Alignment Using Convergence of Traceback
Pointers},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {91--107},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00044},
doi = {10.1109/HPCA57654.2024.00044},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/WaliaYBLT24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/WangLJYT24,
author = {Yueqi Wang and
Bingyao Li and
Aamer Jaleel and
Jun Yang and
Xulong Tang},
title = {{GRIT:} Enhancing Multi-GPU Performance with Fine-Grained Dynamic
Page Placement},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1080--1094},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00085},
doi = {10.1109/HPCA57654.2024.00085},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/WangLJYT24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/WangLWJZM24,
author = {Shengzhe Wang and
Zihang Lin and
Suzhen Wu and
Hong Jiang and
Jie Zhang and
Bo Mao},
title = {LearnedFTL: {A} Learning-Based Page-Level {FTL} for Reducing Double
Reads in Flash-Based SSDs},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {616--629},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00054},
doi = {10.1109/HPCA57654.2024.00054},
timestamp = {Tue, 21 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/WangLWJZM24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/WangPAZR24,
author = {Yuyue Wang and
Xiurui Pan and
Yuda An and
Jie Zhang and
Glenn Reinman},
title = {BeaconGNN: Large-Scale {GNN} Acceleration with Out-of-Order Streaming
In-Storage Computing},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {330--344},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00033},
doi = {10.1109/HPCA57654.2024.00033},
timestamp = {Tue, 21 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/WangPAZR24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/WangTXW24,
author = {Quancheng Wang and
Ming Tang and
Ke Xu and
Han Wang},
title = {Modeling, Derivation, and Automated Analysis of Branch Predictor Security
Vulnerabilities},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {409--423},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00038},
doi = {10.1109/HPCA57654.2024.00038},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/WangTXW24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/WangXMMAGKAE24,
author = {Shu{-}Ting Wang and
Hanyang Xu and
Amin Mamandipoor and
Rohan Mahapatra and
Byung Hoon Ahn and
Soroush Ghodrati and
Krishnan Kailas and
Mohammad Alian and
Hadi Esmaeilzadeh},
title = {Data Motion Acceleration: Chaining Cross-Domain Multi Accelerators},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1043--1062},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00083},
doi = {10.1109/HPCA57654.2024.00083},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/WangXMMAGKAE24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/WuSYS24,
author = {Ronglong Wu and
Zhirong Shen and
Zhiwei Yang and
Jiwu Shu},
title = {Mitigating Write Disturbance in Non-Volatile Memory via Coupling Machine
Learning with Out-of-Place Updates},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1184--1198},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00092},
doi = {10.1109/HPCA57654.2024.00092},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/WuSYS24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/XuCWSFCLWLJLC24,
author = {Jiexiong Xu and
Yiquan Chen and
Yijing Wang and
Wenhui Shi and
Guoju Fang and
Yi Chen and
Huasheng Liao and
Yang Wang and
Hai Lin and
Zhen Jin and
Qiang Liu and
Wenzhi Chen},
title = {LightPool: {A} NVMe-oF-based High-performance and Lightweight Storage
Pool Architecture for Cloud-Native Distributed Database},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {983--995},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00079},
doi = {10.1109/HPCA57654.2024.00079},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/XuCWSFCLWLJLC24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/XuPYSS24,
author = {Yuanchao Xu and
James Pangia and
Chencheng Ye and
Yan Solihin and
Xipeng Shen},
title = {Data Enclave: {A} Data-Centric Trusted Execution Environment},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {218--232},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00026},
doi = {10.1109/HPCA57654.2024.00026},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/XuPYSS24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/XuTWW24,
author = {Ke Xu and
Ming Tang and
Quancheng Wang and
Han Wang},
title = {Exploitation of Security Vulnerability on Retirement},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {1--14},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00012},
doi = {10.1109/HPCA57654.2024.00012},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/XuTWW24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/YaglikciTOYOLM24,
author = {Abdullah Giray Yaglik{\c{c}}i and
Yahya Can Tugrul and
Geraldo F. Oliveira and
Ismail Emir Y{\"{u}}ksel and
Ataberk Olgun and
Haocong Luo and
Onur Mutlu},
title = {Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis
of Real {DRAM} Chips and Implications on Future Solutions},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {560--577},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00048},
doi = {10.1109/HPCA57654.2024.00048},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/YaglikciTOYOLM24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/YukselTOBYOLGSM24,
author = {Ismail Emir Y{\"{u}}ksel and
Yahya Can Tugrul and
Ataberk Olgun and
F. Nisa Bostanci and
Abdullah Giray Yaglik{\c{c}}i and
Geraldo F. Oliveira and
Haocong Luo and
Juan G{\'{o}}mez{-}Luna and
Mohammad Sadrosadati and
Onur Mutlu},
title = {Functionally-Complete Boolean Logic in Real {DRAM} Chips: Experimental
Characterization and Analysis},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {280--296},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00030},
doi = {10.1109/HPCA57654.2024.00030},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/YukselTOBYOLGSM24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ZhangTCWB24,
author = {Sai Qian Zhang and
Thierry Tambe and
Nestor Cuevas and
Gu{-}Yeon Wei and
David Brooks},
title = {{CAMEL:} Co-Designing {AI} Models and eDRAMs for Efficient On-Device
Learning},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {861--875},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00071},
doi = {10.1109/HPCA57654.2024.00071},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ZhangTCWB24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ZhangZCWMH24,
author = {Yuhui Zhang and
Lutan Zhao and
Cheng Che and
XiaoFeng Wang and
Dan Meng and
Rui Hou},
title = {SpecFL: An Efficient Speculative Federated Learning System for Tree-based
Model Training},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {817--831},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00068},
doi = {10.1109/HPCA57654.2024.00068},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ZhangZCWMH24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ZhangZED24,
author = {Yanqi Zhang and
Zhuangzhuang Zhou and
Sameh Elnikety and
Christina Delimitrou},
title = {Ursa: Lightweight Resource Management for Cloud-Native Microservices},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {954--969},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00077},
doi = {10.1109/HPCA57654.2024.00077},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ZhangZED24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ZhangZSCCG24,
author = {Weichuang Zhang and
Jieru Zhao and
Guan Shen and
Quan Chen and
Chen Chen and
Minyi Guo},
title = {An Optimizing Framework on {MLIR} for Efficient FPGA-based Accelerator
Generation},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {75--90},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00017},
doi = {10.1109/HPCA57654.2024.00017},
timestamp = {Tue, 23 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ZhangZSCCG24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ZhangZSWGYZ24,
author = {Xin Zhang and
Zhi Zhang and
Qingni Shen and
Wenhao Wang and
Yansong Gao and
Zhuoxi Yang and
Jiliang Zhang},
title = {SegScope: Probing Fine-grained Interrupts via Architectural Footprints},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {424--438},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00039},
doi = {10.1109/HPCA57654.2024.00039},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ZhangZSWGYZ24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ZhuGWJZTFHCP24,
author = {Hanqing Zhu and
Jiaqi Gu and
Hanrui Wang and
Zixuan Jiang and
Zhekai Zhang and
Rongxing Tang and
Chenghao Feng and
Song Han and
Ray T. Chen and
David Z. Pan},
title = {Lightening-Transformer: {A} Dynamically-Operated Optically-Interconnected
Photonic Transformer Accelerator},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {686--703},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00059},
doi = {10.1109/HPCA57654.2024.00059},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ZhuGWJZTFHCP24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/ZhuLLLMHLC24,
author = {Zeyu Zhu and
Fanrong Li and
Gang Li and
Zejian Liu and
Zitao Mo and
Qinghao Hu and
Xiaoyao Liang and
Jian Cheng},
title = {{MEGA:} {A} Memory-Efficient {GNN} Accelerator Exploiting Degree-Aware
Mixed-Precision Quantization},
booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
pages = {124--138},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024.00020},
doi = {10.1109/HPCA57654.2024.00020},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/ZhuLLLMHLC24.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/hpca/2024,
title = {{IEEE} International Symposium on High-Performance Computer Architecture,
{HPCA} 2024, Edinburgh, United Kingdom, March 2-6, 2024},
publisher = {{IEEE}},
year = {2024},
url = {https://doi.org/10.1109/HPCA57654.2024},
doi = {10.1109/HPCA57654.2024},
isbn = {979-8-3503-9313-2},
timestamp = {Wed, 17 Apr 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/hpca/2024.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
retrieved on 2024-05-22 03:16 CEST from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
