:facetid:toc:\"db/journals/thipeac/thipeac3.bht\"OK:facetid:toc:db/journals/thipeac/thipeac3.bhtMohammad AnsariMikel LujánChristos KotselidisKim JarvisChris C. KirkhamIan WatsonRobust Adaptation to Available Parallelism in Transactional Memory Applications.Trans. High Perform. Embed. Archit. Compil.3236-2552011Journal Articlesclosedjournals/thipeac/AnsariLKJKW1110.1007/978-3-642-19448-1_13https://doi.org/10.1007/978-3-642-19448-1_13https://dblp.org/rec/journals/thipeac/AnsariLKJKW11URL#4593203Sandro BartoliniPierfrancesco FogliaCosimo Antonio PreteEighth MEDEA Workshop.Trans. High Perform. Embed. Archit. Compil.391-922011Journal Articlesclosedjournals/thipeac/BartoliniFP1110.1007/978-3-642-19448-1_5https://doi.org/10.1007/978-3-642-19448-1_5https://dblp.org/rec/journals/thipeac/BartoliniFP11URL#4593206Matthias A. BlumrichValentina SalapuraAlan GaraExploring the Architecture of a Stream Register-Based Snoop Filter.Trans. High Perform. Embed. Archit. Compil.393-1142011Journal Articlesclosedjournals/thipeac/BlumrichSG1110.1007/978-3-642-19448-1_6https://doi.org/10.1007/978-3-642-19448-1_6https://dblp.org/rec/journals/thipeac/BlumrichSG11URL#4593208Harald DevosJan Van CampenhoutIngrid VerbauwhedeDirk StroobandtConstructing Application-Specific Memory Hierarchies on FPGAs.Trans. High Perform. Embed. Archit. Compil.3201-2162011Journal Articlesclosedjournals/thipeac/DevosCVS1110.1007/978-3-642-19448-1_11https://doi.org/10.1007/978-3-642-19448-1_11https://dblp.org/rec/journals/thipeac/DevosCVS11URL#4593210Maziar GoudarziTohru IshiharaHamid NooriSoftware-Level Instruction-Cache Leakage Reduction Using Value-Dependence of SRAM Leakage in Nanometer Technologies.Trans. High Perform. Embed. Archit. Compil.3275-2992011Journal Articlesclosedjournals/thipeac/GoudarziIN1110.1007/978-3-642-19448-1_15https://doi.org/10.1007/978-3-642-19448-1_15https://dblp.org/rec/journals/thipeac/GoudarziIN11URL#4593211Jan HoogerbruggeAndrei Sergeevich TerechkoA Multithreaded Multicore System for Embedded Media Processing.Trans. High Perform. Embed. Archit. Compil.3154-1732011Journal Articlesclosedjournals/thipeac/HoogerbruggeT1110.1007/978-3-642-19448-1_9https://doi.org/10.1007/978-3-642-19448-1_9https://dblp.org/rec/journals/thipeac/HoogerbruggeT11URL#4593213Tobias KlugMichael Ott 0001Josef WeidendorferCarsten Trinitisautopin - Automated Optimization of Thread-to-Core Pinning on Multicore Systems.Trans. High Perform. Embed. Archit. Compil.3219-2352011Journal Articlesclosedjournals/thipeac/KlugOWT1110.1007/978-3-642-19448-1_12https://doi.org/10.1007/978-3-642-19448-1_12https://dblp.org/rec/journals/thipeac/KlugOWT11URL#4593218Isao KoteraKenta AbeRyusuke EgawaHiroyuki TakizawaHiroaki KobayashiPower-Aware Dynamic Cache Partitioning for CMPs.Trans. High Perform. Embed. Archit. Compil.3135-1532011Journal Articlesclosedjournals/thipeac/KoteraAETK1110.1007/978-3-642-19448-1_8https://doi.org/10.1007/978-3-642-19448-1_8https://dblp.org/rec/journals/thipeac/KoteraAETK11URL#4593219Fernando LatorreGrigorios MagklisJosé González 0002Pedro ChaparroAntonio González 0001CROB: Implementing a Large Instruction Window through Compression.Trans. High Perform. Embed. Archit. Compil.3115-1342011Journal Articlesclosedjournals/thipeac/LatorreMGCG1110.1007/978-3-642-19448-1_7https://doi.org/10.1007/978-3-642-19448-1_7https://dblp.org/rec/journals/thipeac/LatorreMGCG11URL#4593220Chun-Chieh LinChuen-Liang ChenCache Sensitive Code Arrangement for Virtual Machine.Trans. High Perform. Embed. Archit. Compil.324-422011Journal Articlesclosedjournals/thipeac/LinC1110.1007/978-3-642-19448-1_2https://doi.org/10.1007/978-3-642-19448-1_2https://dblp.org/rec/journals/thipeac/LinC11URL#4593222Miquel MoretóFrancisco J. CazorlaAlex RamírezMateo ValeroDynamic Cache Partitioning Based on the MLP of Cache Misses.Trans. High Perform. Embed. Archit. Compil.33-232011Journal Articlesclosedjournals/thipeac/MoretoCRV1110.1007/978-3-642-19448-1_1https://doi.org/10.1007/978-3-642-19448-1_1https://dblp.org/rec/journals/thipeac/MoretoCRV11URL#4593224Tarik SaidaniLionel LacassagneJoel FalcouClaude TadonkiSamir BouazizParallelization Schemes for Memory Optimization on the Cell Processor: A Case Study on the Harris Corner Detector.Trans. High Perform. Embed. Archit. Compil.3177-2002011Journal Articlesclosedjournals/thipeac/SaidaniLFTB1110.1007/978-3-642-19448-1_10https://doi.org/10.1007/978-3-642-19448-1_10https://dblp.org/rec/journals/thipeac/SaidaniLFTB11URL#4593229Subhradyuti SarkarDean M. TullsenData Layout for Cache Performance on a Multithreaded Architecture.Trans. High Perform. Embed. Archit. Compil.343-682011Journal Articlesclosedjournals/thipeac/SarkarT1110.1007/978-3-642-19448-1_3https://doi.org/10.1007/978-3-642-19448-1_3https://dblp.org/rec/journals/thipeac/SarkarT11URL#4593230Yiannakis SazeidesAndreas MoustakasKypros ConstantinidesMarios KleanthousImproving Branch Prediction by Considering Affectors and Affectees Correlations.Trans. High Perform. Embed. Archit. Compil.369-882011Journal Articlesclosedjournals/thipeac/SazeidesMCK1110.1007/978-3-642-19448-1_4https://doi.org/10.1007/978-3-642-19448-1_4https://dblp.org/rec/journals/thipeac/SazeidesMCK11URL#4593231M. M. WaliullahEfficient Partial Roll-Backing Mechanism for Transactional Memory Systems.Trans. High Perform. Embed. Archit. Compil.3256-2742011Journal Articlesclosedjournals/thipeac/Waliullah1110.1007/978-3-642-19448-1_14https://doi.org/10.1007/978-3-642-19448-1_14https://dblp.org/rec/journals/thipeac/Waliullah11URL#4593235Per StenströmTransactions on High-Performance Embedded Architectures and Compilers IIITrans. HiPEACLecture Notes in Computer Science6590Springer2011Editorshipjournals/thipeac/2011-310.1007/978-3-642-19448-1https://doi.org/10.1007/978-3-642-19448-1https://dblp.org/rec/journals/thipeac/2011-3URL#4745929