callback( { "result":{ "query":":facetid:toc:\"db/journals/thipeac/thipeac3.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"208.71" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"16", "@dc":"16", "@oc":"16", "@id":"43383025", "text":":facetid:toc:db/journals/thipeac/thipeac3.bht" } }, "hits":{ "@total":"16", "@computed":"16", "@sent":"16", "@first":"0", "hit":[{ "@score":"1", "@id":"4593203", "info":{"authors":{"author":[{"@pid":"31/6218","text":"Mohammad Ansari"},{"@pid":"32/3102","text":"Mikel Luján"},{"@pid":"16/4706","text":"Christos Kotselidis"},{"@pid":"14/4030","text":"Kim Jarvis"},{"@pid":"62/4067","text":"Chris C. Kirkham"},{"@pid":"25/3454","text":"Ian Watson"}]},"title":"Robust Adaptation to Available Parallelism in Transactional Memory Applications.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"236-255","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/AnsariLKJKW11","doi":"10.1007/978-3-642-19448-1_13","ee":"https://doi.org/10.1007/978-3-642-19448-1_13","url":"https://dblp.org/rec/journals/thipeac/AnsariLKJKW11"}, "url":"URL#4593203" }, { "@score":"1", "@id":"4593206", "info":{"authors":{"author":[{"@pid":"10/679","text":"Sandro Bartolini"},{"@pid":"f/PierfrancescoFoglia","text":"Pierfrancesco Foglia"},{"@pid":"76/1399","text":"Cosimo Antonio Prete"}]},"title":"Eighth MEDEA Workshop.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"91-92","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/BartoliniFP11","doi":"10.1007/978-3-642-19448-1_5","ee":"https://doi.org/10.1007/978-3-642-19448-1_5","url":"https://dblp.org/rec/journals/thipeac/BartoliniFP11"}, "url":"URL#4593206" }, { "@score":"1", "@id":"4593208", "info":{"authors":{"author":[{"@pid":"85/2383","text":"Matthias A. Blumrich"},{"@pid":"05/3478","text":"Valentina Salapura"},{"@pid":"81/606","text":"Alan Gara"}]},"title":"Exploring the Architecture of a Stream Register-Based Snoop Filter.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"93-114","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/BlumrichSG11","doi":"10.1007/978-3-642-19448-1_6","ee":"https://doi.org/10.1007/978-3-642-19448-1_6","url":"https://dblp.org/rec/journals/thipeac/BlumrichSG11"}, "url":"URL#4593208" }, { "@score":"1", "@id":"4593210", "info":{"authors":{"author":[{"@pid":"46/3076","text":"Harald Devos"},{"@pid":"v/JMVanCampenhout","text":"Jan Van Campenhout"},{"@pid":"92/16","text":"Ingrid Verbauwhede"},{"@pid":"14/2499","text":"Dirk Stroobandt"}]},"title":"Constructing Application-Specific Memory Hierarchies on FPGAs.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"201-216","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/DevosCVS11","doi":"10.1007/978-3-642-19448-1_11","ee":"https://doi.org/10.1007/978-3-642-19448-1_11","url":"https://dblp.org/rec/journals/thipeac/DevosCVS11"}, "url":"URL#4593210" }, { "@score":"1", "@id":"4593211", "info":{"authors":{"author":[{"@pid":"40/3527","text":"Maziar Goudarzi"},{"@pid":"29/4628","text":"Tohru Ishihara"},{"@pid":"78/4018","text":"Hamid Noori"}]},"title":"Software-Level Instruction-Cache Leakage Reduction Using Value-Dependence of SRAM Leakage in Nanometer Technologies.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"275-299","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/GoudarziIN11","doi":"10.1007/978-3-642-19448-1_15","ee":"https://doi.org/10.1007/978-3-642-19448-1_15","url":"https://dblp.org/rec/journals/thipeac/GoudarziIN11"}, "url":"URL#4593211" }, { "@score":"1", "@id":"4593213", "info":{"authors":{"author":[{"@pid":"42/1247","text":"Jan Hoogerbrugge"},{"@pid":"83/4022","text":"Andrei Sergeevich Terechko"}]},"title":"A Multithreaded Multicore System for Embedded Media Processing.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"154-173","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/HoogerbruggeT11","doi":"10.1007/978-3-642-19448-1_9","ee":"https://doi.org/10.1007/978-3-642-19448-1_9","url":"https://dblp.org/rec/journals/thipeac/HoogerbruggeT11"}, "url":"URL#4593213" }, { "@score":"1", "@id":"4593218", "info":{"authors":{"author":[{"@pid":"62/4783","text":"Tobias Klug"},{"@pid":"57/4484-1","text":"Michael Ott 0001"},{"@pid":"10/1152","text":"Josef Weidendorfer"},{"@pid":"45/1242","text":"Carsten Trinitis"}]},"title":"autopin - Automated Optimization of Thread-to-Core Pinning on Multicore Systems.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"219-235","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/KlugOWT11","doi":"10.1007/978-3-642-19448-1_12","ee":"https://doi.org/10.1007/978-3-642-19448-1_12","url":"https://dblp.org/rec/journals/thipeac/KlugOWT11"}, "url":"URL#4593218" }, { "@score":"1", "@id":"4593219", "info":{"authors":{"author":[{"@pid":"05/1729","text":"Isao Kotera"},{"@pid":"47/9556","text":"Kenta Abe"},{"@pid":"98/6102","text":"Ryusuke Egawa"},{"@pid":"80/5444","text":"Hiroyuki Takizawa"},{"@pid":"24/1746","text":"Hiroaki Kobayashi"}]},"title":"Power-Aware Dynamic Cache Partitioning for CMPs.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"135-153","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/KoteraAETK11","doi":"10.1007/978-3-642-19448-1_8","ee":"https://doi.org/10.1007/978-3-642-19448-1_8","url":"https://dblp.org/rec/journals/thipeac/KoteraAETK11"}, "url":"URL#4593219" }, { "@score":"1", "@id":"4593220", "info":{"authors":{"author":[{"@pid":"90/6292","text":"Fernando Latorre"},{"@pid":"65/3015","text":"Grigorios Magklis"},{"@pid":"12/1508-2","text":"José González 0002"},{"@pid":"72/3778","text":"Pedro Chaparro"},{"@pid":"g/AntonioGonzalez1","text":"Antonio González 0001"}]},"title":"CROB: Implementing a Large Instruction Window through Compression.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"115-134","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/LatorreMGCG11","doi":"10.1007/978-3-642-19448-1_7","ee":"https://doi.org/10.1007/978-3-642-19448-1_7","url":"https://dblp.org/rec/journals/thipeac/LatorreMGCG11"}, "url":"URL#4593220" }, { "@score":"1", "@id":"4593222", "info":{"authors":{"author":[{"@pid":"22/6938","text":"Chun-Chieh Lin"},{"@pid":"07/5317","text":"Chuen-Liang Chen"}]},"title":"Cache Sensitive Code Arrangement for Virtual Machine.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"24-42","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/LinC11","doi":"10.1007/978-3-642-19448-1_2","ee":"https://doi.org/10.1007/978-3-642-19448-1_2","url":"https://dblp.org/rec/journals/thipeac/LinC11"}, "url":"URL#4593222" }, { "@score":"1", "@id":"4593224", "info":{"authors":{"author":[{"@pid":"80/1904","text":"Miquel Moretó"},{"@pid":"52/1629","text":"Francisco J. Cazorla"},{"@pid":"39/2928","text":"Alex Ramírez"},{"@pid":"v/MateoValero","text":"Mateo Valero"}]},"title":"Dynamic Cache Partitioning Based on the MLP of Cache Misses.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"3-23","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/MoretoCRV11","doi":"10.1007/978-3-642-19448-1_1","ee":"https://doi.org/10.1007/978-3-642-19448-1_1","url":"https://dblp.org/rec/journals/thipeac/MoretoCRV11"}, "url":"URL#4593224" }, { "@score":"1", "@id":"4593229", "info":{"authors":{"author":[{"@pid":"42/5696","text":"Tarik Saidani"},{"@pid":"81/3164","text":"Lionel Lacassagne"},{"@pid":"92/5853","text":"Joel Falcou"},{"@pid":"75/1189","text":"Claude Tadonki"},{"@pid":"67/1880","text":"Samir Bouaziz"}]},"title":"Parallelization Schemes for Memory Optimization on the Cell Processor: A Case Study on the Harris Corner Detector.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"177-200","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/SaidaniLFTB11","doi":"10.1007/978-3-642-19448-1_10","ee":"https://doi.org/10.1007/978-3-642-19448-1_10","url":"https://dblp.org/rec/journals/thipeac/SaidaniLFTB11"}, "url":"URL#4593229" }, { "@score":"1", "@id":"4593230", "info":{"authors":{"author":[{"@pid":"19/5822","text":"Subhradyuti Sarkar"},{"@pid":"t/DeanMTullsen","text":"Dean M. Tullsen"}]},"title":"Data Layout for Cache Performance on a Multithreaded Architecture.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"43-68","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/SarkarT11","doi":"10.1007/978-3-642-19448-1_3","ee":"https://doi.org/10.1007/978-3-642-19448-1_3","url":"https://dblp.org/rec/journals/thipeac/SarkarT11"}, "url":"URL#4593230" }, { "@score":"1", "@id":"4593231", "info":{"authors":{"author":[{"@pid":"38/1130","text":"Yiannakis Sazeides"},{"@pid":"13/6060","text":"Andreas Moustakas"},{"@pid":"36/481","text":"Kypros Constantinides"},{"@pid":"64/6510","text":"Marios Kleanthous"}]},"title":"Improving Branch Prediction by Considering Affectors and Affectees Correlations.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"69-88","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/SazeidesMCK11","doi":"10.1007/978-3-642-19448-1_4","ee":"https://doi.org/10.1007/978-3-642-19448-1_4","url":"https://dblp.org/rec/journals/thipeac/SazeidesMCK11"}, "url":"URL#4593231" }, { "@score":"1", "@id":"4593235", "info":{"authors":{"author":{"@pid":"w/MMWaliullah","text":"M. M. Waliullah"}},"title":"Efficient Partial Roll-Backing Mechanism for Transactional Memory Systems.","venue":"Trans. High Perform. Embed. Archit. Compil.","volume":"3","pages":"256-274","year":"2011","type":"Journal Articles","access":"closed","key":"journals/thipeac/Waliullah11","doi":"10.1007/978-3-642-19448-1_14","ee":"https://doi.org/10.1007/978-3-642-19448-1_14","url":"https://dblp.org/rec/journals/thipeac/Waliullah11"}, "url":"URL#4593235" }, { "@score":"1", "@id":"4745929", "info":{"authors":{"author":{"@pid":"48/2905","text":"Per Stenström"}},"title":"Transactions on High-Performance Embedded Architectures and Compilers III","venue":["Trans. HiPEAC","Lecture Notes in Computer Science"],"volume":"6590","publisher":"Springer","year":"2011","type":"Editorship","key":"journals/thipeac/2011-3","doi":"10.1007/978-3-642-19448-1","ee":"https://doi.org/10.1007/978-3-642-19448-1","url":"https://dblp.org/rec/journals/thipeac/2011-3"}, "url":"URL#4745929" } ] } } } )