:facetid:toc:\"db/journals/et/et32.bht\"OK:facetid:toc:db/journals/et/et32.bhtVishwani D. AgrawalEditorial.J. Electron. Test.3211-22016Journal Articlesopenjournals/et/Agrawal1610.1007/S10836-016-5569-1https://doi.org/10.1007/s10836-016-5569-1https://dblp.org/rec/journals/et/Agrawal16URL#3088755Vishwani D. AgrawalEditorial.J. Electron. Test.322107-1082016Journal Articlesopenjournals/et/Agrawal16a10.1007/S10836-016-5580-6https://doi.org/10.1007/s10836-016-5580-6https://dblp.org/rec/journals/et/Agrawal16aURL#3088756Vishwani D. AgrawalEditorial.J. Electron. Test.323241-2422016Journal Articlesopenjournals/et/Agrawal16b10.1007/S10836-016-5596-Yhttps://doi.org/10.1007/s10836-016-5596-yhttps://dblp.org/rec/journals/et/Agrawal16bURL#3088757Vishwani D. AgrawalEditorial.J. Electron. Test.3243992016Journal Articlesopenjournals/et/Agrawal16c10.1007/S10836-016-5609-Xhttps://doi.org/10.1007/s10836-016-5609-xhttps://dblp.org/rec/journals/et/Agrawal16cURL#3088758Vishwani D. AgrawalEditorial.J. Electron. Test.325505-5062016Journal Articlesopenjournals/et/Agrawal16d10.1007/S10836-016-5618-9https://doi.org/10.1007/s10836-016-5618-9https://dblp.org/rec/journals/et/Agrawal16dURL#3088759Vishwani D. AgrawalEditorial.J. Electron. Test.326653-6542016Journal Articlesopenjournals/et/Agrawal16e10.1007/S10836-016-5629-6https://doi.org/10.1007/s10836-016-5629-6https://dblp.org/rec/journals/et/Agrawal16eURL#3088760Igor AleksejevSergei DevadzeArtur JutmanKonstantin ShibinOptimization of Boundary Scan Tests Using FPGA-Based Efficient Scan Architectures.J. Electron. Test.323245-2552016Journal Articlesclosedjournals/et/AleksejevDJS1610.1007/S10836-016-5588-Yhttps://doi.org/10.1007/s10836-016-5588-yhttps://dblp.org/rec/journals/et/AleksejevDJS16URL#3088761Florence AzaïsStephane David-GrignotLaurent LatorreFrancois LefevreSSB Phase Noise Evaluation of Analog/IF Signals on Standard Digital ATE.J. Electron. Test.32169-822016Journal Articlesclosedjournals/et/AzaisDLL1610.1007/S10836-015-5556-Yhttps://doi.org/10.1007/s10836-015-5556-yhttps://dblp.org/rec/journals/et/AzaisDLL16URL#3088762Imran BashirRobert Bogdan StaszewskiOren E. EliezerPoras T. BalsaraA Wideband Digital-to-Frequency Converter with Built-In Mechanism for Self-Interference Mitigation.J. Electron. Test.324437-4452016Journal Articlesclosedjournals/et/BashirSEB1610.1007/S10836-016-5607-Zhttps://doi.org/10.1007/s10836-016-5607-zhttps://dblp.org/rec/journals/et/BashirSEB16URL#3088763Fathollah BistouniMohsen JahanshahiReliability Analysis of Fault-Tolerant Bus-Based Interconnection Networks.J. Electron. Test.325541-5682016Journal Articlesclosedjournals/et/BistouniJ1610.1007/S10836-016-5601-5https://doi.org/10.1007/s10836-016-5601-5https://dblp.org/rec/journals/et/BistouniJ16URL#3088764Yavuz CanHassen KassimGeorg Fischer 0001New Boolean Equation for Orthogonalizing of Disjunctive Normal Form based on the Method of Orthogonalizing Difference-Building.J. Electron. Test.322197-2082016Journal Articlesclosedjournals/et/CanKF1610.1007/S10836-016-5572-6https://doi.org/10.1007/s10836-016-5572-6https://dblp.org/rec/journals/et/CanKF16URL#3088765Qingyu ChenLi Chen 0001Haibin WangLongsheng WuYuanqing LiXing ZhaoMo ChenInstruction-Vulnerability-Factor-Based Reliability Analysis Model for Program Memory.J. Electron. Test.326695-7032016Journal Articlesclosedjournals/et/ChenCWWLZC1610.1007/S10836-016-5624-Yhttps://doi.org/10.1007/s10836-016-5624-yhttps://dblp.org/rec/journals/et/ChenCWWLZC16URL#3088766Qingyu ChenHaibin WangLi Chen 0001Lixiang Li 0001Xing ZhaoRui Liu 0011Mo ChenXuantian LiAn SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology.J. Electron. Test.323385-3912016Journal Articlesclosedjournals/et/ChenWCLZLCL1610.1007/S10836-016-5586-0https://doi.org/10.1007/s10836-016-5586-0https://dblp.org/rec/journals/et/ChenWCLZLCL16URL#3088767Thiago CopettiGuilherme Cardoso MedeirosLeticia Bolzani PoehlsFabian Vargas 0001NBTI-Aware Design of Integrated Circuits: A Hardware-Based Approach for Increasing Circuits' Life Time.J. Electron. Test.323315-3282016Journal Articlesclosedjournals/et/CopettiMPV1610.1007/S10836-016-5592-2https://doi.org/10.1007/s10836-016-5592-2https://dblp.org/rec/journals/et/CopettiMPV16URL#3088768Karine Coulié-CastellaniWenceslas RahajandraibeGilles MicolauHassen AzizaJean-Michel PortalOptimization of a Particles Detection Chain Based on a VCO Structure.J. Electron. Test.32121-302016Journal Articlesclosedjournals/et/Coulie-Castellani1610.1007/S10836-016-5563-7https://doi.org/10.1007/s10836-016-5563-7https://dblp.org/rec/journals/et/Coulie-Castellani16URL#3088769Yiqian CuiJunyou ShiZili WangAnalog Circuit Test Point Selection Incorporating Discretization-Based Fuzzification and Extended Fault Dictionary to Handle Component Tolerances.J. Electron. Test.326661-6792016Journal Articlesclosedjournals/et/CuiSW1610.1007/S10836-016-5620-2https://doi.org/10.1007/s10836-016-5620-2https://dblp.org/rec/journals/et/CuiSW16URL#3088770Jaya DofeHoda PahlevanzadehQiaoyan YuA Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis Attack.J. Electron. Test.325611-6242016Journal Articlesclosedjournals/et/DofePY1610.1007/S10836-016-5598-9https://doi.org/10.1007/s10836-016-5598-9https://dblp.org/rec/journals/et/DofePY16URL#3088771Davide FerrarettoGraziano PravadelliSimulation-based Fault Injection with QEMU for Speeding-up Dependability Analysis of Embedded Software.J. Electron. Test.32143-572016Journal Articlesclosedjournals/et/FerrarettoP1610.1007/S10836-015-5555-Zhttps://doi.org/10.1007/s10836-015-5555-zhttps://dblp.org/rec/journals/et/FerrarettoP16URL#3088772Sezer Gören 0001Cemil Cem GürsoyAbdullah YildizErratum to: Speeding Up Logic Locking via Fault Emulation and Dynamic Multiple Fault Injection.J. Electron. Test.321105-1062016Journal Articlesopenjournals/et/GorenGY1610.1007/S10836-015-5558-9https://doi.org/10.1007/s10836-015-5558-9https://dblp.org/rec/journals/et/GorenGY16URL#3088773Mohamed Hanafy 0001Hazem SaidAyman M. WahbaNew Methodology for Complete Properties Extraction from Simulation Traces Guided with Static Analysis.J. Electron. Test.326705-7192016Journal Articlesclosedjournals/et/HanafySW1610.1007/S10836-016-5626-9https://doi.org/10.1007/s10836-016-5626-9https://dblp.org/rec/journals/et/HanafySW16URL#3088774Bing HouTong LiuJun Liu 0027Junli ChenFa-Xin YuWenbo Wang 0007A Novel Compact Model for On-Chip Vertically-Coiled Spiral Inductors.J. Electron. Test.325649-6522016Journal Articlesclosedjournals/et/HouLLCYW1610.1007/S10836-016-5613-1https://doi.org/10.1007/s10836-016-5613-1https://dblp.org/rec/journals/et/HouLLCYW16URL#3088775Cong HuZhi LiChuan-pei XuMengyi JiaTest Scheduling for Network-on-Chip Using XY-Direction Connected Subgraph Partition and Multiple Test Clocks.J. Electron. Test.32131-422016Journal Articlesclosedjournals/et/HuLXJ1610.1007/S10836-016-5565-5https://doi.org/10.1007/s10836-016-5565-5https://dblp.org/rec/journals/et/HuLXJ16URL#3088776Zewen HuMingqing Xiao 0003Lei ZhangShuai LiuYawei GeMahalanobis Distance Based Approach for Anomaly Detection of Analog Filters Using Frequency Features and Parzen Window Density Estimation.J. Electron. Test.326681-6932016Journal Articlesclosedjournals/et/HuXZLG1610.1007/S10836-016-5623-Zhttps://doi.org/10.1007/s10836-016-5623-zhttps://dblp.org/rec/journals/et/HuXZLG16URL#3088777Masahiro IshidaToru NakuraTakashi KusakaSatoshi KomatsuKunihiro AsadaDynamic Power Integrity Control of ATE for Eliminating Overkills and Underkills in Device Testing.J. Electron. Test.323257-2712016Journal Articlesclosedjournals/et/IshidaNKKA1610.1007/S10836-016-5582-4https://doi.org/10.1007/s10836-016-5582-4https://dblp.org/rec/journals/et/IshidaNKKA16URL#3088778Maksim JenihhinGiovanni SquilleroThiago Santos CopettiValentin TihhomirovSergei KostinMarco GaudesiFabian Vargas 0001Jaan RaikMatteo Sonza ReordaLeticia Bolzani PoehlsRaimund UbarGuilherme Cardoso MedeirosIdentification and Rejuvenation of NBTI-Critical Logic Paths in Nanoscale Circuits.J. Electron. Test.323273-2892016Journal Articlesclosedjournals/et/JenihhinSCTKGVR1610.1007/S10836-016-5589-Xhttps://doi.org/10.1007/s10836-016-5589-xhttps://dblp.org/rec/journals/et/JenihhinSCTKGVR16URL#3088779R. JothinC. VasanthanayakiHigh Performance Significance Approximation Error Tolerance Adder for Image Processing Applications.J. Electron. Test.323377-3832016Journal Articlesclosedjournals/et/JothinV1610.1007/S10836-016-5587-Zhttps://doi.org/10.1007/s10836-016-5587-zhttps://dblp.org/rec/journals/et/JothinV16URL#3088780Kapil JunejaDarayus Adil PatelRajesh Kumar ImmadiBalwant SinghSylvie NaudetPankaj AgarwalArnaud VirazelPatrick Girard 0001An Effective Power-Aware At-Speed Test Methodology for IP Qualification and Characterization.J. Electron. Test.326721-7332016Journal Articlesclosedjournals/et/JunejaPISNAVG1610.1007/S10836-016-5621-1https://doi.org/10.1007/s10836-016-5621-1https://dblp.org/rec/journals/et/JunejaPISNAVG16URL#3088781T. Nandha KumarHaider A. F. AlmuribFabrizio LombardiCurrent-Based Testing, Modeling and Monitoring for Operational Deterioration of a Memristor-Based LUT.J. Electron. Test.325587-5992016Journal Articlesclosedjournals/et/KumarAL1610.1007/S10836-016-5611-3https://doi.org/10.1007/s10836-016-5611-3https://dblp.org/rec/journals/et/KumarAL16URL#3088782Gildas LégerCarsten WegenerGuest Editorial: Analog, Mixed-Signal and RF Testing.J. Electron. Test.324405-4062016Journal Articlesopenjournals/et/LegerW1610.1007/S10836-016-5608-Yhttps://doi.org/10.1007/s10836-016-5608-yhttps://dblp.org/rec/journals/et/LegerW16URL#3088783Friedrich Peter LeisenbergerGregor SchatzbergerAn Efficient Contact Screening Method and its Application to High-Reliability Non-Volatile Memories.J. Electron. Test.324447-4582016Journal Articlesclosedjournals/et/LeisenbergerS1610.1007/S10836-016-5605-1https://doi.org/10.1007/s10836-016-5605-1https://dblp.org/rec/journals/et/LeisenbergerS16URL#3088784Baohu LiVishwani D. AgrawalApplications of Mixed-Signal Technology in Digital Testing.J. Electron. Test.322209-2252016Journal Articlesclosedjournals/et/LiA1610.1007/S10836-016-5576-2https://doi.org/10.1007/s10836-016-5576-2https://dblp.org/rec/journals/et/LiA16URL#3088785Yan Li 0024Steven BielbyAzhar A. ChowdhuryGordon W. RobertsA Jitter Injection Signal Generation and Extraction System for Embedded Test of High-Speed Data I/O.J. Electron. Test.324423-4362016Journal Articlesopenjournals/et/LiBCR1610.1007/S10836-016-5604-2https://doi.org/10.1007/s10836-016-5604-2https://dblp.org/rec/journals/et/LiBCR16URL#3088786Yuanqing LiLixiang Li 0001Yuan MaLi Chen 0001Rui Liu 0011Haibin WangQiong WuMichael NewtonMo ChenA 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets.J. Electron. Test.322137-1452016Journal Articlesclosedjournals/et/LiLM0LWWNC1610.1007/S10836-016-5573-5https://doi.org/10.1007/s10836-016-5573-5https://dblp.org/rec/journals/et/LiLM0LWWNC16URL#3088787Yuanqing LiHaibin WangLixiang Li 0001Li Chen 0001Rui Liu 0011Mo ChenA Built-in Single Event Upsets Detector for Sequential Cells.J. Electron. Test.32111-202016Journal Articlesclosedjournals/et/LiWL0LC1610.1007/S10836-015-5560-2https://doi.org/10.1007/s10836-015-5560-2https://dblp.org/rec/journals/et/LiWL0LC16URL#3088788Qian LinQian-Fu ChengJunjie GuYuanyuan ZhuChao ChenHaipeng FuDesign and Temperature Reliability Testing for A 0.6-2.14GHz Broadband Power Amplifier.J. Electron. Test.322235-2402016Journal Articlesclosedjournals/et/LinCGZCF1610.1007/S10836-016-5571-7https://doi.org/10.1007/s10836-016-5571-7https://dblp.org/rec/journals/et/LinCGZCF16URL#3088789Qian LinHaipeng FuFeifei HeQian-Fu ChengInterconnect Reliability Analysis for Power Amplifier Based on Artificial Neural Networks.J. Electron. Test.324481-4892016Journal Articlesclosedjournals/et/LinFHC1610.1007/S10836-016-5606-0https://doi.org/10.1007/s10836-016-5606-0https://dblp.org/rec/journals/et/LinFHC16URL#3088790Jun Liu 0027Yu Ping HuangKai LuFour-Port Network Parameters Extraction Method for Partially Depleted SOI with Body-Contact Structure.J. Electron. Test.326763-7672016Journal Articlesclosedjournals/et/LiuHL1610.1007/S10836-016-5625-Xhttps://doi.org/10.1007/s10836-016-5625-xhttps://dblp.org/rec/journals/et/LiuHL16URL#3088791Faiq Khalid LodhiSyed Rafay HasanOsman HasanFalah R. AwwadAnalyzing Vulnerability of Asynchronous Pipeline to Soft Errors: Leveraging Formal Verification.J. Electron. Test.325569-5862016Journal Articlesclosedjournals/et/LodhiHHA1610.1007/S10836-016-5619-8https://doi.org/10.1007/s10836-016-5619-8https://dblp.org/rec/journals/et/LodhiHHA16URL#3088792Kun-Lun LuoMing-Hsueh WuChun-Lung HsuChen-An ChenBuilt-In Self-Test Design for the 3D-Stacked Wide-I/O DRAM.J. Electron. Test.322111-1232016Journal Articlesclosedjournals/et/LuoWHC1610.1007/S10836-016-5570-8https://doi.org/10.1007/s10836-016-5570-8https://dblp.org/rec/journals/et/LuoWHC16URL#3088793João Guilherme Mourão MeloFrank Sill TorresExploration of Noise Impact on Integrated Bulk Current Sensors.J. Electron. Test.322163-1732016Journal Articlesclosedjournals/et/MeloT1610.1007/S10836-016-5579-Zhttps://doi.org/10.1007/s10836-016-5579-zhttps://dblp.org/rec/journals/et/MeloT16URL#3088794A. N. NagamaniS. AshwinB. AbhishekVinod Kumar AgrawalAn Exact approach for Complete Test Set Generation of Toffoli-Fredkin-Peres based Reversible Circuits.J. Electron. Test.322175-1962016Journal Articlesclosedjournals/et/NagamaniAAA1610.1007/S10836-016-5574-4https://doi.org/10.1007/s10836-016-5574-4https://dblp.org/rec/journals/et/NagamaniAAA16URL#3088795Abdurrahman A. NasrMohamed Z. AbdulmageedAutomatic Feature Selection of Hardware Layout: A Step toward Robust Hardware Trojan Detection.J. Electron. Test.323357-3672016Journal Articlesclosedjournals/et/NasrA1610.1007/S10836-016-5581-5https://doi.org/10.1007/s10836-016-5581-5https://dblp.org/rec/journals/et/NasrA16URL#3088796Hieu NguyenCagatay OzmenAydin DiricanNurettin TanMartin MargalaA CMOS Ripple Detector for Voltage Regulator Testing.J. Electron. Test.322227-2332016Journal Articlesopenjournals/et/NguyenODTM1610.1007/S10836-016-5566-4https://doi.org/10.1007/s10836-016-5566-4https://dblp.org/rec/journals/et/NguyenODTM16URL#3088797Cristina C. OliveiraJosé Machado da SilvaFault Diagnosis in Highly Dependable Medical Wearable Systems.J. Electron. Test.324467-4792016Journal Articlesclosedjournals/et/OliveiraS1610.1007/S10836-016-5602-4https://doi.org/10.1007/s10836-016-5602-4https://dblp.org/rec/journals/et/OliveiraS16URL#3088798Zissis PoulosAndreas G. VenerisExemplar-based Failure Triage for Regression Design Debugging.J. Electron. Test.322125-1362016Journal Articlesclosedjournals/et/PoulosV1610.1007/S10836-016-5577-1https://doi.org/10.1007/s10836-016-5577-1https://dblp.org/rec/journals/et/PoulosV16URL#3088799Mohsen RajiBehnam GhavamiA Fast Statistical Soft Error Rate Estimation Method for Nano-scale Combinational Circuits.J. Electron. Test.323291-3052016Journal Articlesclosedjournals/et/RajiG1610.1007/S10836-016-5583-3https://doi.org/10.1007/s10836-016-5583-3https://dblp.org/rec/journals/et/RajiG16URL#3088800Guillaume RenaudManuel J. BarragánAsma LarabaHaralampos-G. D. StratigopoulosSalvador MirHervé Le GallHervé NaudetA 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs.J. Electron. Test.324407-4212016Journal Articlesclosedjournals/et/RenaudBLSMLN1610.1007/S10836-016-5599-8https://doi.org/10.1007/s10836-016-5599-8https://dblp.org/rec/journals/et/RenaudBLSMLN16URL#3088801Surajit Kumar RoyChandan GiriHafizur Rahaman 0001Optimization of Test Wrapper for TSV Based 3D SOCs.J. Electron. Test.325511-5292016Journal Articlesclosedjournals/et/RoyGR1610.1007/S10836-016-5610-4https://doi.org/10.1007/s10836-016-5610-4https://dblp.org/rec/journals/et/RoyGR16URL#3088802Aiwu RuanHaiyang HuangJingwu WangYifan ZhaoA Routability-Aware Algorithm for Both Global and Local Interconnect Resource Test and Diagnosis of Xilinx SRAM-FPGAs.J. Electron. Test.326749-7622016Journal Articlesclosedjournals/et/RuanHWZ1610.1007/S10836-016-5622-0https://doi.org/10.1007/s10836-016-5622-0https://dblp.org/rec/journals/et/RuanHWZ16URL#3088803Ehsan SaeediMd. Selim HossainYinan KongSide-Channel Information Characterisation Based on Cascade-Forward Back-Propagation Neural Network.J. Electron. Test.323345-3562016Journal Articlesclosedjournals/et/SaeediHK1610.1007/S10836-016-5590-4https://doi.org/10.1007/s10836-016-5590-4https://dblp.org/rec/journals/et/SaeediHK16URL#3088804Michihiro ShintaniTakumi UezonoKazumi HatayamaKazuya MasuTakashi SatoPath Clustering for Test Pattern Reduction of Variation-Aware Adaptive Path Delay Testing.J. Electron. Test.325601-6092016Journal Articlesclosedjournals/et/ShintaniUHMS1610.1007/S10836-016-5614-0https://doi.org/10.1007/s10836-016-5614-0https://dblp.org/rec/journals/et/ShintaniUHMS16URL#3088805Christian StreitwieserReal-Time Adaptive Test Algorithm Including Test Escape Estimation Method.J. Electron. Test.323369-3752016Journal Articlesclosedjournals/et/Streitwieser1610.1007/S10836-016-5585-1https://doi.org/10.1007/s10836-016-5585-1https://dblp.org/rec/journals/et/Streitwieser16URL#3088806Xiaofeng TangAiqiang XuPractical Analog Circuit Diagnosis Based on Fault Features with Minimum Ambiguities.J. Electron. Test.32183-952016Journal Articlesclosedjournals/et/TangX1610.1007/S10836-015-5561-1https://doi.org/10.1007/s10836-015-5561-1https://dblp.org/rec/journals/et/TangX16URL#3088807Gürkan UygurSebastian SattlerA New Approach for Modeling Inconsistencies in Digital-Assisted Analog Design.J. Electron. Test.324491-5032016Journal Articlesclosedjournals/et/UygurS1610.1007/S10836-016-5600-6https://doi.org/10.1007/s10836-016-5600-6https://dblp.org/rec/journals/et/UygurS16URL#3088808Hector VillacortaJaume Segura 0001Víctor H. ChampacImpact of Fin-Height on SRAM Soft Error Sensitivity and Cell Stability.J. Electron. Test.323307-3142016Journal Articlesclosedjournals/et/VillacortaSC1610.1007/S10836-016-5591-3https://doi.org/10.1007/s10836-016-5591-3https://dblp.org/rec/journals/et/VillacortaSC16URL#3088809Harpreet VohraAmardeep SinghOptimal Selective Count Compatible Runlength Encoding for SOC Test Data Compression.J. Electron. Test.326735-7472016Journal Articlesclosedjournals/et/VohraS1610.1007/S10836-016-5617-Xhttps://doi.org/10.1007/s10836-016-5617-xhttps://dblp.org/rec/journals/et/VohraS16URL#3088810Imran WaliArnaud VirazelAlberto BosioPatrick Girard 0001Serge PravossoudovitchMatteo Sonza ReordaA Hybrid Fault-Tolerant Architecture for Highly Reliable Processing Cores.J. Electron. Test.322147-1612016Journal Articlesclosedjournals/et/WaliVBGPR1610.1007/S10836-016-5578-0https://doi.org/10.1007/s10836-016-5578-0https://dblp.org/rec/journals/et/WaliVBGPR16URL#3088811Haibin WangMulong LiXixi DaiShuting ShiLi Chen 0001Gang GuoLayout-based Single Event Mitigation Techniques for Dynamic Logic Circuits.J. Electron. Test.32197-1032016Journal Articlesclosedjournals/et/WangLDS0G1610.1007/S10836-015-5559-8https://doi.org/10.1007/s10836-015-5559-8https://dblp.org/rec/journals/et/WangLDS0G16URL#3088812New Editors - 2016.J. Electron. Test.3213-52016Journal Articlesclosedjournals/et/X1610.1007/S10836-016-5568-2https://doi.org/10.1007/s10836-016-5568-2https://dblp.org/rec/journals/et/X16URL#30888132015 JETTA Reviewers.J. Electron. Test.3217-82016Journal Articlesclosedjournals/et/X16a10.1007/S10836-016-5567-3https://doi.org/10.1007/s10836-016-5567-3https://dblp.org/rec/journals/et/X16aURL#3088814Test Technology Newsletter.J. Electron. Test.3219-102016Journal Articlesclosedjournals/et/X16b10.1007/S10836-016-5564-6https://doi.org/10.1007/s10836-016-5564-6https://dblp.org/rec/journals/et/X16bURL#3088815Test Technology Newsletter.J. Electron. Test.322109-1102016Journal Articlesclosedjournals/et/X16c10.1007/S10836-016-5575-3https://doi.org/10.1007/s10836-016-5575-3https://dblp.org/rec/journals/et/X16cURL#3088816Test Technology Newsletter.J. Electron. Test.323243-2442016Journal Articlesclosedjournals/et/X16d10.1007/S10836-016-5594-0https://doi.org/10.1007/s10836-016-5594-0https://dblp.org/rec/journals/et/X16dURL#3088817Test Technology Newsletter.J. Electron. Test.324401-4032016Journal Articlesclosedjournals/et/X16e10.1007/S10836-016-5603-3https://doi.org/10.1007/s10836-016-5603-3https://dblp.org/rec/journals/et/X16eURL#3088818Test Technology Newsletter.J. Electron. Test.325507-5092016Journal Articlesclosedjournals/et/X16f10.1007/S10836-016-5612-2https://doi.org/10.1007/s10836-016-5612-2https://dblp.org/rec/journals/et/X16fURL#3088819Test Technology Newsletter.J. Electron. Test.326655-6572016Journal Articlesclosedjournals/et/X16g10.1007/S10836-016-5628-7https://doi.org/10.1007/s10836-016-5628-7https://dblp.org/rec/journals/et/X16gURL#30888202015 JETTA-TTTC Best Paper Award.J. Electron. Test.326659-6602016Journal Articlesclosedjournals/et/X16h10.1007/S10836-016-5627-8https://doi.org/10.1007/s10836-016-5627-8https://dblp.org/rec/journals/et/X16hURL#3088821Kuen-Wei YehJiun-Lang HuangLaung-Terng WangCPP-ATPG: A Circular Pipeline Processing Based Deterministic Parallel Test Pattern Generator.J. Electron. Test.325625-6382016Journal Articlesclosedjournals/et/YehHW1610.1007/S10836-016-5615-Zhttps://doi.org/10.1007/s10836-016-5615-zhttps://dblp.org/rec/journals/et/YehHW16URL#3088822Wenxin YuYongbo SuiJunnian WangThe Faults Diagnostic Analysis for Analog Circuit Based on FA-TM-ELM.J. Electron. Test.324459-4652016Journal Articlesclosedjournals/et/YuSW1610.1007/S10836-016-5597-Xhttps://doi.org/10.1007/s10836-016-5597-xhttps://dblp.org/rec/journals/et/YuSW16URL#3088823Haiying YuanKun GuoXun SunZijian JuA Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding.J. Electron. Test.32159-682016Journal Articlesclosedjournals/et/YuanGSJ1610.1007/S10836-016-5562-8https://doi.org/10.1007/s10836-016-5562-8https://dblp.org/rec/journals/et/YuanGSJ16URL#3088824Haiying YuanZijian JuXun SunKun GuoXiuyu WangTest Data Compression for System-on-chip using Flexible Runs-aware PRL Coding.J. Electron. Test.325639-6472016Journal Articlesclosedjournals/et/YuanJSGW1610.1007/S10836-016-5595-Zhttps://doi.org/10.1007/s10836-016-5595-zhttps://dblp.org/rec/journals/et/YuanJSGW16URL#3088825Sharareh ZamanzadehAli Jahanian 0001Security Path: An Emerging Design Methodology to Protect the FPGA IPs Against Passive/Active Design Tampering.J. Electron. Test.323329-3432016Journal Articlesclosedjournals/et/ZamanzadehJ1610.1007/S10836-016-5593-1https://doi.org/10.1007/s10836-016-5593-1https://dblp.org/rec/journals/et/ZamanzadehJ16URL#3088826Chaolong Zhang 0001Yigang HeLifen YuanWei He 0011Sheng XiangZhigang LiA Novel Approach for Diagnosis of Analog Circuit Fault by Using GMKL-SVM and PSO.J. Electron. Test.325531-5402016Journal Articlesclosedjournals/et/ZhangHYHXL1610.1007/S10836-016-5616-Yhttps://doi.org/10.1007/s10836-016-5616-yhttps://dblp.org/rec/journals/et/ZhangHYHXL16URL#3088827Dongdi ZhuJiongjiong MoShiyi XuYong-Heng ShangZhiyu WangZheng-Liang HuangFa-Xin YuA New Capacitance-to-Frequency Converter for On-Chip Capacitance Measurement and Calibration in CMOS Technology.J. Electron. Test.323393-3972016Journal Articlesclosedjournals/et/ZhuMXSWHY1610.1007/S10836-016-5584-2https://doi.org/10.1007/s10836-016-5584-2https://dblp.org/rec/journals/et/ZhuMXSWHY16URL#3088828