callback( { "result":{ "query":":facetid:toc:\"db/journals/et/et32.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"184.43" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"74", "@dc":"74", "@oc":"74", "@id":"43346500", "text":":facetid:toc:db/journals/et/et32.bht" } }, "hits":{ "@total":"74", "@computed":"74", "@sent":"74", "@first":"0", "hit":[{ "@score":"1", "@id":"3088755", "info":{"authors":{"author":{"@pid":"59/2845","text":"Vishwani D. Agrawal"}},"title":"Editorial.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"1-2","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/Agrawal16","doi":"10.1007/S10836-016-5569-1","ee":"https://doi.org/10.1007/s10836-016-5569-1","url":"https://dblp.org/rec/journals/et/Agrawal16"}, "url":"URL#3088755" }, { "@score":"1", "@id":"3088756", "info":{"authors":{"author":{"@pid":"59/2845","text":"Vishwani D. Agrawal"}},"title":"Editorial.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"107-108","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/Agrawal16a","doi":"10.1007/S10836-016-5580-6","ee":"https://doi.org/10.1007/s10836-016-5580-6","url":"https://dblp.org/rec/journals/et/Agrawal16a"}, "url":"URL#3088756" }, { "@score":"1", "@id":"3088757", "info":{"authors":{"author":{"@pid":"59/2845","text":"Vishwani D. Agrawal"}},"title":"Editorial.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"241-242","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/Agrawal16b","doi":"10.1007/S10836-016-5596-Y","ee":"https://doi.org/10.1007/s10836-016-5596-y","url":"https://dblp.org/rec/journals/et/Agrawal16b"}, "url":"URL#3088757" }, { "@score":"1", "@id":"3088758", "info":{"authors":{"author":{"@pid":"59/2845","text":"Vishwani D. Agrawal"}},"title":"Editorial.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"399","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/Agrawal16c","doi":"10.1007/S10836-016-5609-X","ee":"https://doi.org/10.1007/s10836-016-5609-x","url":"https://dblp.org/rec/journals/et/Agrawal16c"}, "url":"URL#3088758" }, { "@score":"1", "@id":"3088759", "info":{"authors":{"author":{"@pid":"59/2845","text":"Vishwani D. Agrawal"}},"title":"Editorial.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"505-506","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/Agrawal16d","doi":"10.1007/S10836-016-5618-9","ee":"https://doi.org/10.1007/s10836-016-5618-9","url":"https://dblp.org/rec/journals/et/Agrawal16d"}, "url":"URL#3088759" }, { "@score":"1", "@id":"3088760", "info":{"authors":{"author":{"@pid":"59/2845","text":"Vishwani D. Agrawal"}},"title":"Editorial.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"653-654","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/Agrawal16e","doi":"10.1007/S10836-016-5629-6","ee":"https://doi.org/10.1007/s10836-016-5629-6","url":"https://dblp.org/rec/journals/et/Agrawal16e"}, "url":"URL#3088760" }, { "@score":"1", "@id":"3088761", "info":{"authors":{"author":[{"@pid":"11/10072","text":"Igor Aleksejev"},{"@pid":"43/1717","text":"Sergei Devadze"},{"@pid":"16/3341","text":"Artur Jutman"},{"@pid":"144/4542","text":"Konstantin Shibin"}]},"title":"Optimization of Boundary Scan Tests Using FPGA-Based Efficient Scan Architectures.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"245-255","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/AleksejevDJS16","doi":"10.1007/S10836-016-5588-Y","ee":"https://doi.org/10.1007/s10836-016-5588-y","url":"https://dblp.org/rec/journals/et/AleksejevDJS16"}, "url":"URL#3088761" }, { "@score":"1", "@id":"3088762", "info":{"authors":{"author":[{"@pid":"49/2745","text":"Florence Azaïs"},{"@pid":"159/1248","text":"Stephane David-Grignot"},{"@pid":"77/668","text":"Laurent Latorre"},{"@pid":"159/1256","text":"Francois Lefevre"}]},"title":"SSB Phase Noise Evaluation of Analog/IF Signals on Standard Digital ATE.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"69-82","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/AzaisDLL16","doi":"10.1007/S10836-015-5556-Y","ee":"https://doi.org/10.1007/s10836-015-5556-y","url":"https://dblp.org/rec/journals/et/AzaisDLL16"}, "url":"URL#3088762" }, { "@score":"1", "@id":"3088763", "info":{"authors":{"author":[{"@pid":"11/774","text":"Imran Bashir"},{"@pid":"09/5632","text":"Robert Bogdan Staszewski"},{"@pid":"89/6138","text":"Oren E. Eliezer"},{"@pid":"93/947","text":"Poras T. Balsara"}]},"title":"A Wideband Digital-to-Frequency Converter with Built-In Mechanism for Self-Interference Mitigation.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"437-445","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/BashirSEB16","doi":"10.1007/S10836-016-5607-Z","ee":"https://doi.org/10.1007/s10836-016-5607-z","url":"https://dblp.org/rec/journals/et/BashirSEB16"}, "url":"URL#3088763" }, { "@score":"1", "@id":"3088764", "info":{"authors":{"author":[{"@pid":"147/6094","text":"Fathollah Bistouni"},{"@pid":"43/2373","text":"Mohsen Jahanshahi"}]},"title":"Reliability Analysis of Fault-Tolerant Bus-Based Interconnection Networks.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"541-568","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/BistouniJ16","doi":"10.1007/S10836-016-5601-5","ee":"https://doi.org/10.1007/s10836-016-5601-5","url":"https://dblp.org/rec/journals/et/BistouniJ16"}, "url":"URL#3088764" }, { "@score":"1", "@id":"3088765", "info":{"authors":{"author":[{"@pid":"177/8324","text":"Yavuz Can"},{"@pid":"177/8348","text":"Hassen Kassim"},{"@pid":"54/3540-1","text":"Georg Fischer 0001"}]},"title":"New Boolean Equation for Orthogonalizing of Disjunctive Normal Form based on the Method of Orthogonalizing Difference-Building.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"197-208","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/CanKF16","doi":"10.1007/S10836-016-5572-6","ee":"https://doi.org/10.1007/s10836-016-5572-6","url":"https://dblp.org/rec/journals/et/CanKF16"}, "url":"URL#3088765" }, { "@score":"1", "@id":"3088766", "info":{"authors":{"author":[{"@pid":"28/5691","text":"Qingyu Chen"},{"@pid":"c/LiChen-1","text":"Li Chen 0001"},{"@pid":"51/2659","text":"Haibin Wang"},{"@pid":"177/0808","text":"Longsheng Wu"},{"@pid":"51/2525","text":"Yuanqing Li"},{"@pid":"87/2635","text":"Xing Zhao"},{"@pid":"31/2800","text":"Mo Chen"}]},"title":"Instruction-Vulnerability-Factor-Based Reliability Analysis Model for Program Memory.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"695-703","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/ChenCWWLZC16","doi":"10.1007/S10836-016-5624-Y","ee":"https://doi.org/10.1007/s10836-016-5624-y","url":"https://dblp.org/rec/journals/et/ChenCWWLZC16"}, "url":"URL#3088766" }, { "@score":"1", "@id":"3088767", "info":{"authors":{"author":[{"@pid":"28/5691","text":"Qingyu Chen"},{"@pid":"51/2659","text":"Haibin Wang"},{"@pid":"c/LiChen-1","text":"Li Chen 0001"},{"@pid":"73/6284","text":"Lixiang Li 0001"},{"@pid":"87/2635","text":"Xing Zhao"},{"@pid":"42/469-11","text":"Rui Liu 0011"},{"@pid":"31/2800","text":"Mo Chen"},{"@pid":"180/9943","text":"Xuantian Li"}]},"title":"An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"385-391","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/ChenWCLZLCL16","doi":"10.1007/S10836-016-5586-0","ee":"https://doi.org/10.1007/s10836-016-5586-0","url":"https://dblp.org/rec/journals/et/ChenWCLZLCL16"}, "url":"URL#3088767" }, { "@score":"1", "@id":"3088768", "info":{"authors":{"author":[{"@pid":"115/8034","text":"Thiago Copetti"},{"@pid":"162/3361","text":"Guilherme Cardoso Medeiros"},{"@pid":"98/3347","text":"Leticia Bolzani Poehls"},{"@pid":"02/4432","text":"Fabian Vargas 0001"}]},"title":"NBTI-Aware Design of Integrated Circuits: A Hardware-Based Approach for Increasing Circuits' Life Time.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"315-328","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/CopettiMPV16","doi":"10.1007/S10836-016-5592-2","ee":"https://doi.org/10.1007/s10836-016-5592-2","url":"https://dblp.org/rec/journals/et/CopettiMPV16"}, "url":"URL#3088768" }, { "@score":"1", "@id":"3088769", "info":{"authors":{"author":[{"@pid":"96/11469","text":"Karine Coulié-Castellani"},{"@pid":"81/10534","text":"Wenceslas Rahajandraibe"},{"@pid":"58/11319","text":"Gilles Micolau"},{"@pid":"69/2315","text":"Hassen Aziza"},{"@pid":"08/4890","text":"Jean-Michel Portal"}]},"title":"Optimization of a Particles Detection Chain Based on a VCO Structure.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"21-30","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/Coulie-Castellani16","doi":"10.1007/S10836-016-5563-7","ee":"https://doi.org/10.1007/s10836-016-5563-7","url":"https://dblp.org/rec/journals/et/Coulie-Castellani16"}, "url":"URL#3088769" }, { "@score":"1", "@id":"3088770", "info":{"authors":{"author":[{"@pid":"152/4832","text":"Yiqian Cui"},{"@pid":"38/8544","text":"Junyou Shi"},{"@pid":"124/3241","text":"Zili Wang"}]},"title":"Analog Circuit Test Point Selection Incorporating Discretization-Based Fuzzification and Extended Fault Dictionary to Handle Component Tolerances.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"661-679","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/CuiSW16","doi":"10.1007/S10836-016-5620-2","ee":"https://doi.org/10.1007/s10836-016-5620-2","url":"https://dblp.org/rec/journals/et/CuiSW16"}, "url":"URL#3088770" }, { "@score":"1", "@id":"3088771", "info":{"authors":{"author":[{"@pid":"146/3580","text":"Jaya Dofe"},{"@pid":"144/2567","text":"Hoda Pahlevanzadeh"},{"@pid":"15/2734","text":"Qiaoyan Yu"}]},"title":"A Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis Attack.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"611-624","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/DofePY16","doi":"10.1007/S10836-016-5598-9","ee":"https://doi.org/10.1007/s10836-016-5598-9","url":"https://dblp.org/rec/journals/et/DofePY16"}, "url":"URL#3088771" }, { "@score":"1", "@id":"3088772", "info":{"authors":{"author":[{"@pid":"133/3706","text":"Davide Ferraretto"},{"@pid":"84/2047","text":"Graziano Pravadelli"}]},"title":"Simulation-based Fault Injection with QEMU for Speeding-up Dependability Analysis of Embedded Software.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"43-57","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/FerrarettoP16","doi":"10.1007/S10836-015-5555-Z","ee":"https://doi.org/10.1007/s10836-015-5555-z","url":"https://dblp.org/rec/journals/et/FerrarettoP16"}, "url":"URL#3088772" }, { "@score":"1", "@id":"3088773", "info":{"authors":{"author":[{"@pid":"30/3531","text":"Sezer Gören 0001"},{"@pid":"173/0830","text":"Cemil Cem Gürsoy"},{"@pid":"68/8360","text":"Abdullah Yildiz"}]},"title":"Erratum to: Speeding Up Logic Locking via Fault Emulation and Dynamic Multiple Fault Injection.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"105-106","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/GorenGY16","doi":"10.1007/S10836-015-5558-9","ee":"https://doi.org/10.1007/s10836-015-5558-9","url":"https://dblp.org/rec/journals/et/GorenGY16"}, "url":"URL#3088773" }, { "@score":"1", "@id":"3088774", "info":{"authors":{"author":[{"@pid":"164/2866","text":"Mohamed Hanafy 0001"},{"@pid":"55/3072","text":"Hazem Said"},{"@pid":"03/4870","text":"Ayman M. Wahba"}]},"title":"New Methodology for Complete Properties Extraction from Simulation Traces Guided with Static Analysis.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"705-719","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/HanafySW16","doi":"10.1007/S10836-016-5626-9","ee":"https://doi.org/10.1007/s10836-016-5626-9","url":"https://dblp.org/rec/journals/et/HanafySW16"}, "url":"URL#3088774" }, { "@score":"1", "@id":"3088775", "info":{"authors":{"author":[{"@pid":"44/7831","text":"Bing Hou"},{"@pid":"36/5558","text":"Tong Liu"},{"@pid":"95/3736-27","text":"Jun Liu 0027"},{"@pid":"02/4640","text":"Junli Chen"},{"@pid":"32/7195","text":"Fa-Xin Yu"},{"@pid":"28/4847","text":"Wenbo Wang 0007"}]},"title":"A Novel Compact Model for On-Chip Vertically-Coiled Spiral Inductors.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"649-652","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/HouLLCYW16","doi":"10.1007/S10836-016-5613-1","ee":"https://doi.org/10.1007/s10836-016-5613-1","url":"https://dblp.org/rec/journals/et/HouLLCYW16"}, "url":"URL#3088775" }, { "@score":"1", "@id":"3088776", "info":{"authors":{"author":[{"@pid":"27/10048","text":"Cong Hu"},{"@pid":"43/3166","text":"Zhi Li"},{"@pid":"55/7808","text":"Chuan-pei Xu"},{"@pid":"175/6805","text":"Mengyi Jia"}]},"title":"Test Scheduling for Network-on-Chip Using XY-Direction Connected Subgraph Partition and Multiple Test Clocks.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"31-42","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/HuLXJ16","doi":"10.1007/S10836-016-5565-5","ee":"https://doi.org/10.1007/s10836-016-5565-5","url":"https://dblp.org/rec/journals/et/HuLXJ16"}, "url":"URL#3088776" }, { "@score":"1", "@id":"3088777", "info":{"authors":{"author":[{"@pid":"141/4025","text":"Zewen Hu"},{"@pid":"19/2900-3","text":"Mingqing Xiao 0003"},{"@pid":"97/8704","text":"Lei Zhang"},{"@pid":"76/5789","text":"Shuai Liu"},{"@pid":"191/7160","text":"Yawei Ge"}]},"title":"Mahalanobis Distance Based Approach for Anomaly Detection of Analog Filters Using Frequency Features and Parzen Window Density Estimation.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"681-693","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/HuXZLG16","doi":"10.1007/S10836-016-5623-Z","ee":"https://doi.org/10.1007/s10836-016-5623-z","url":"https://dblp.org/rec/journals/et/HuXZLG16"}, "url":"URL#3088777" }, { "@score":"1", "@id":"3088778", "info":{"authors":{"author":[{"@pid":"43/2612","text":"Masahiro Ishida"},{"@pid":"83/5374","text":"Toru Nakura"},{"@pid":"97/8990","text":"Takashi Kusaka"},{"@pid":"08/4585","text":"Satoshi Komatsu"},{"@pid":"17/832","text":"Kunihiro Asada"}]},"title":"Dynamic Power Integrity Control of ATE for Eliminating Overkills and Underkills in Device Testing.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"257-271","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/IshidaNKKA16","doi":"10.1007/S10836-016-5582-4","ee":"https://doi.org/10.1007/s10836-016-5582-4","url":"https://dblp.org/rec/journals/et/IshidaNKKA16"}, "url":"URL#3088778" }, { "@score":"1", "@id":"3088779", "info":{"authors":{"author":[{"@pid":"38/6688","text":"Maksim Jenihhin"},{"@pid":"80/276","text":"Giovanni Squillero"},{"@pid":"115/8034","text":"Thiago Santos Copetti"},{"@pid":"21/511","text":"Valentin Tihhomirov"},{"@pid":"02/1019","text":"Sergei Kostin"},{"@pid":"126/2116","text":"Marco Gaudesi"},{"@pid":"02/4432","text":"Fabian Vargas 0001"},{"@pid":"55/6283","text":"Jaan Raik"},{"@pid":"r/MatteoSonzaReorda","text":"Matteo Sonza Reorda"},{"@pid":"98/3347","text":"Leticia Bolzani Poehls"},{"@pid":"33/530","text":"Raimund Ubar"},{"@pid":"162/3361","text":"Guilherme Cardoso Medeiros"}]},"title":"Identification and Rejuvenation of NBTI-Critical Logic Paths in Nanoscale Circuits.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"273-289","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/JenihhinSCTKGVR16","doi":"10.1007/S10836-016-5589-X","ee":"https://doi.org/10.1007/s10836-016-5589-x","url":"https://dblp.org/rec/journals/et/JenihhinSCTKGVR16"}, "url":"URL#3088779" }, { "@score":"1", "@id":"3088780", "info":{"authors":{"author":[{"@pid":"180/9929","text":"R. Jothin"},{"@pid":"120/1419","text":"C. Vasanthanayaki"}]},"title":"High Performance Significance Approximation Error Tolerance Adder for Image Processing Applications.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"377-383","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/JothinV16","doi":"10.1007/S10836-016-5587-Z","ee":"https://doi.org/10.1007/s10836-016-5587-z","url":"https://dblp.org/rec/journals/et/JothinV16"}, "url":"URL#3088780" }, { "@score":"1", "@id":"3088781", "info":{"authors":{"author":[{"@pid":"191/7165","text":"Kapil Juneja"},{"@pid":"161/2596","text":"Darayus Adil Patel"},{"@pid":"191/7200","text":"Rajesh Kumar Immadi"},{"@pid":"80/10864","text":"Balwant Singh"},{"@pid":"27/4129","text":"Sylvie Naudet"},{"@pid":"46/3910","text":"Pankaj Agarwal"},{"@pid":"46/6853","text":"Arnaud Virazel"},{"@pid":"48/6113-1","text":"Patrick Girard 0001"}]},"title":"An Effective Power-Aware At-Speed Test Methodology for IP Qualification and Characterization.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"721-733","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/JunejaPISNAVG16","doi":"10.1007/S10836-016-5621-1","ee":"https://doi.org/10.1007/s10836-016-5621-1","url":"https://dblp.org/rec/journals/et/JunejaPISNAVG16"}, "url":"URL#3088781" }, { "@score":"1", "@id":"3088782", "info":{"authors":{"author":[{"@pid":"12/8531","text":"T. Nandha Kumar"},{"@pid":"52/10696","text":"Haider A. F. Almurib"},{"@pid":"l/FabrizioLombardi","text":"Fabrizio Lombardi"}]},"title":"Current-Based Testing, Modeling and Monitoring for Operational Deterioration of a Memristor-Based LUT.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"587-599","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/KumarAL16","doi":"10.1007/S10836-016-5611-3","ee":"https://doi.org/10.1007/s10836-016-5611-3","url":"https://dblp.org/rec/journals/et/KumarAL16"}, "url":"URL#3088782" }, { "@score":"1", "@id":"3088783", "info":{"authors":{"author":[{"@pid":"16/4945","text":"Gildas Léger"},{"@pid":"83/372","text":"Carsten Wegener"}]},"title":"Guest Editorial: Analog, Mixed-Signal and RF Testing.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"405-406","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/LegerW16","doi":"10.1007/S10836-016-5608-Y","ee":"https://doi.org/10.1007/s10836-016-5608-y","url":"https://dblp.org/rec/journals/et/LegerW16"}, "url":"URL#3088783" }, { "@score":"1", "@id":"3088784", "info":{"authors":{"author":[{"@pid":"42/1285","text":"Friedrich Peter Leisenberger"},{"@pid":"140/0352","text":"Gregor Schatzberger"}]},"title":"An Efficient Contact Screening Method and its Application to High-Reliability Non-Volatile Memories.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"447-458","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/LeisenbergerS16","doi":"10.1007/S10836-016-5605-1","ee":"https://doi.org/10.1007/s10836-016-5605-1","url":"https://dblp.org/rec/journals/et/LeisenbergerS16"}, "url":"URL#3088784" }, { "@score":"1", "@id":"3088785", "info":{"authors":{"author":[{"@pid":"139/6320","text":"Baohu Li"},{"@pid":"59/2845","text":"Vishwani D. Agrawal"}]},"title":"Applications of Mixed-Signal Technology in Digital Testing.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"209-225","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/LiA16","doi":"10.1007/S10836-016-5576-2","ee":"https://doi.org/10.1007/s10836-016-5576-2","url":"https://dblp.org/rec/journals/et/LiA16"}, "url":"URL#3088785" }, { "@score":"1", "@id":"3088786", "info":{"authors":{"author":[{"@pid":"87/660-24","text":"Yan Li 0024"},{"@pid":"153/3026","text":"Steven Bielby"},{"@pid":"119/4284","text":"Azhar A. Chowdhury"},{"@pid":"02/2280","text":"Gordon W. Roberts"}]},"title":"A Jitter Injection Signal Generation and Extraction System for Embedded Test of High-Speed Data I/O.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"423-436","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/LiBCR16","doi":"10.1007/S10836-016-5604-2","ee":"https://doi.org/10.1007/s10836-016-5604-2","url":"https://dblp.org/rec/journals/et/LiBCR16"}, "url":"URL#3088786" }, { "@score":"1", "@id":"3088787", "info":{"authors":{"author":[{"@pid":"51/2525","text":"Yuanqing Li"},{"@pid":"73/6284","text":"Lixiang Li 0001"},{"@pid":"62/6949","text":"Yuan Ma"},{"@pid":"c/LiChen-1","text":"Li Chen 0001"},{"@pid":"42/469-11","text":"Rui Liu 0011"},{"@pid":"51/2659","text":"Haibin Wang"},{"@pid":"54/4158","text":"Qiong Wu"},{"@pid":"11/4957","text":"Michael Newton"},{"@pid":"31/2800","text":"Mo Chen"}]},"title":"A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"137-145","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/LiLM0LWWNC16","doi":"10.1007/S10836-016-5573-5","ee":"https://doi.org/10.1007/s10836-016-5573-5","url":"https://dblp.org/rec/journals/et/LiLM0LWWNC16"}, "url":"URL#3088787" }, { "@score":"1", "@id":"3088788", "info":{"authors":{"author":[{"@pid":"51/2525","text":"Yuanqing Li"},{"@pid":"51/2659","text":"Haibin Wang"},{"@pid":"73/6284","text":"Lixiang Li 0001"},{"@pid":"c/LiChen-1","text":"Li Chen 0001"},{"@pid":"42/469-11","text":"Rui Liu 0011"},{"@pid":"31/2800","text":"Mo Chen"}]},"title":"A Built-in Single Event Upsets Detector for Sequential Cells.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"11-20","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/LiWL0LC16","doi":"10.1007/S10836-015-5560-2","ee":"https://doi.org/10.1007/s10836-015-5560-2","url":"https://dblp.org/rec/journals/et/LiWL0LC16"}, "url":"URL#3088788" }, { "@score":"1", "@id":"3088789", "info":{"authors":{"author":[{"@pid":"79/3108","text":"Qian Lin"},{"@pid":"174/0823","text":"Qian-Fu Cheng"},{"@pid":"61/3002","text":"Junjie Gu"},{"@pid":"14/10147","text":"Yuanyuan Zhu"},{"@pid":"66/3019","text":"Chao Chen"},{"@pid":"26/9431","text":"Haipeng Fu"}]},"title":"Design and Temperature Reliability Testing for A 0.6-2.14GHz Broadband Power Amplifier.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"235-240","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/LinCGZCF16","doi":"10.1007/S10836-016-5571-7","ee":"https://doi.org/10.1007/s10836-016-5571-7","url":"https://dblp.org/rec/journals/et/LinCGZCF16"}, "url":"URL#3088789" }, { "@score":"1", "@id":"3088790", "info":{"authors":{"author":[{"@pid":"79/3108","text":"Qian Lin"},{"@pid":"26/9431","text":"Haipeng Fu"},{"@pid":"85/8567","text":"Feifei He"},{"@pid":"174/0823","text":"Qian-Fu Cheng"}]},"title":"Interconnect Reliability Analysis for Power Amplifier Based on Artificial Neural Networks.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"481-489","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/LinFHC16","doi":"10.1007/S10836-016-5606-0","ee":"https://doi.org/10.1007/s10836-016-5606-0","url":"https://dblp.org/rec/journals/et/LinFHC16"}, "url":"URL#3088790" }, { "@score":"1", "@id":"3088791", "info":{"authors":{"author":[{"@pid":"95/3736-27","text":"Jun Liu 0027"},{"@pid":"191/7108","text":"Yu Ping Huang"},{"@pid":"31/6932","text":"Kai Lu"}]},"title":"Four-Port Network Parameters Extraction Method for Partially Depleted SOI with Body-Contact Structure.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"763-767","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/LiuHL16","doi":"10.1007/S10836-016-5625-X","ee":"https://doi.org/10.1007/s10836-016-5625-x","url":"https://dblp.org/rec/journals/et/LiuHL16"}, "url":"URL#3088791" }, { "@score":"1", "@id":"3088792", "info":{"authors":{"author":[{"@pid":"145/5424","text":"Faiq Khalid Lodhi"},{"@pid":"69/1219","text":"Syed Rafay Hasan"},{"@pid":"25/2826","text":"Osman Hasan"},{"@pid":"75/150","text":"Falah R. Awwad"}]},"title":"Analyzing Vulnerability of Asynchronous Pipeline to Soft Errors: Leveraging Formal Verification.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"569-586","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/LodhiHHA16","doi":"10.1007/S10836-016-5619-8","ee":"https://doi.org/10.1007/s10836-016-5619-8","url":"https://dblp.org/rec/journals/et/LodhiHHA16"}, "url":"URL#3088792" }, { "@score":"1", "@id":"3088793", "info":{"authors":{"author":[{"@pid":"11/3616","text":"Kun-Lun Luo"},{"@pid":"140/0397","text":"Ming-Hsueh Wu"},{"@pid":"81/2017","text":"Chun-Lung Hsu"},{"@pid":"140/0412","text":"Chen-An Chen"}]},"title":"Built-In Self-Test Design for the 3D-Stacked Wide-I/O DRAM.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"111-123","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/LuoWHC16","doi":"10.1007/S10836-016-5570-8","ee":"https://doi.org/10.1007/s10836-016-5570-8","url":"https://dblp.org/rec/journals/et/LuoWHC16"}, "url":"URL#3088793" }, { "@score":"1", "@id":"3088794", "info":{"authors":{"author":[{"@pid":"162/3455","text":"João Guilherme Mourão Melo"},{"@pid":"87/15","text":"Frank Sill Torres"}]},"title":"Exploration of Noise Impact on Integrated Bulk Current Sensors.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"163-173","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/MeloT16","doi":"10.1007/S10836-016-5579-Z","ee":"https://doi.org/10.1007/s10836-016-5579-z","url":"https://dblp.org/rec/journals/et/MeloT16"}, "url":"URL#3088794" }, { "@score":"1", "@id":"3088795", "info":{"authors":{"author":[{"@pid":"71/10491","text":"A. N. Nagamani"},{"@pid":"177/8298","text":"S. Ashwin"},{"@pid":"177/8358","text":"B. Abhishek"},{"@pid":"141/0640","text":"Vinod Kumar Agrawal"}]},"title":"An Exact approach for Complete Test Set Generation of Toffoli-Fredkin-Peres based Reversible Circuits.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"175-196","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/NagamaniAAA16","doi":"10.1007/S10836-016-5574-4","ee":"https://doi.org/10.1007/s10836-016-5574-4","url":"https://dblp.org/rec/journals/et/NagamaniAAA16"}, "url":"URL#3088795" }, { "@score":"1", "@id":"3088796", "info":{"authors":{"author":[{"@pid":"180/9933","text":"Abdurrahman A. Nasr"},{"@pid":"180/9938","text":"Mohamed Z. Abdulmageed"}]},"title":"Automatic Feature Selection of Hardware Layout: A Step toward Robust Hardware Trojan Detection.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"357-367","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/NasrA16","doi":"10.1007/S10836-016-5581-5","ee":"https://doi.org/10.1007/s10836-016-5581-5","url":"https://dblp.org/rec/journals/et/NasrA16"}, "url":"URL#3088796" }, { "@score":"1", "@id":"3088797", "info":{"authors":{"author":[{"@pid":"33/5182","text":"Hieu Nguyen"},{"@pid":"149/1473","text":"Cagatay Ozmen"},{"@pid":"170/6422","text":"Aydin Dirican"},{"@pid":"170/6403","text":"Nurettin Tan"},{"@pid":"m/MartinMargala","text":"Martin Margala"}]},"title":"A CMOS Ripple Detector for Voltage Regulator Testing.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"227-233","year":"2016","type":"Journal Articles","access":"open","key":"journals/et/NguyenODTM16","doi":"10.1007/S10836-016-5566-4","ee":"https://doi.org/10.1007/s10836-016-5566-4","url":"https://dblp.org/rec/journals/et/NguyenODTM16"}, "url":"URL#3088797" }, { "@score":"1", "@id":"3088798", "info":{"authors":{"author":[{"@pid":"157/2659","text":"Cristina C. Oliveira"},{"@pid":"74/6379","text":"José Machado da Silva"}]},"title":"Fault Diagnosis in Highly Dependable Medical Wearable Systems.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"467-479","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/OliveiraS16","doi":"10.1007/S10836-016-5602-4","ee":"https://doi.org/10.1007/s10836-016-5602-4","url":"https://dblp.org/rec/journals/et/OliveiraS16"}, "url":"URL#3088798" }, { "@score":"1", "@id":"3088799", "info":{"authors":{"author":[{"@pid":"85/11156","text":"Zissis Poulos"},{"@pid":"v/AndreasGVeneris","text":"Andreas G. Veneris"}]},"title":"Exemplar-based Failure Triage for Regression Design Debugging.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"125-136","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/PoulosV16","doi":"10.1007/S10836-016-5577-1","ee":"https://doi.org/10.1007/s10836-016-5577-1","url":"https://dblp.org/rec/journals/et/PoulosV16"}, "url":"URL#3088799" }, { "@score":"1", "@id":"3088800", "info":{"authors":{"author":[{"@pid":"15/3123","text":"Mohsen Raji"},{"@pid":"36/2917","text":"Behnam Ghavami"}]},"title":"A Fast Statistical Soft Error Rate Estimation Method for Nano-scale Combinational Circuits.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"291-305","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/RajiG16","doi":"10.1007/S10836-016-5583-3","ee":"https://doi.org/10.1007/s10836-016-5583-3","url":"https://dblp.org/rec/journals/et/RajiG16"}, "url":"URL#3088800" }, { "@score":"1", "@id":"3088801", "info":{"authors":{"author":[{"@pid":"156/1401","text":"Guillaume Renaud"},{"@pid":"83/3865","text":"Manuel J. Barragán"},{"@pid":"116/8821","text":"Asma Laraba"},{"@pid":"11/401","text":"Haralampos-G. D. Stratigopoulos"},{"@pid":"78/6168","text":"Salvador Mir"},{"@pid":"164/8867","text":"Hervé Le Gall"},{"@pid":"116/8819","text":"Hervé Naudet"}]},"title":"A 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"407-421","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/RenaudBLSMLN16","doi":"10.1007/S10836-016-5599-8","ee":"https://doi.org/10.1007/s10836-016-5599-8","url":"https://dblp.org/rec/journals/et/RenaudBLSMLN16"}, "url":"URL#3088801" }, { "@score":"1", "@id":"3088802", "info":{"authors":{"author":[{"@pid":"50/9980","text":"Surajit Kumar Roy"},{"@pid":"96/3731","text":"Chandan Giri"},{"@pid":"23/2194-1","text":"Hafizur Rahaman 0001"}]},"title":"Optimization of Test Wrapper for TSV Based 3D SOCs.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"511-529","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/RoyGR16","doi":"10.1007/S10836-016-5610-4","ee":"https://doi.org/10.1007/s10836-016-5610-4","url":"https://dblp.org/rec/journals/et/RoyGR16"}, "url":"URL#3088802" }, { "@score":"1", "@id":"3088803", "info":{"authors":{"author":[{"@pid":"128/1051","text":"Aiwu Ruan"},{"@pid":"45/6627","text":"Haiyang Huang"},{"@pid":"191/7154","text":"Jingwu Wang"},{"@pid":"13/7050","text":"Yifan Zhao"}]},"title":"A Routability-Aware Algorithm for Both Global and Local Interconnect Resource Test and Diagnosis of Xilinx SRAM-FPGAs.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"749-762","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/RuanHWZ16","doi":"10.1007/S10836-016-5622-0","ee":"https://doi.org/10.1007/s10836-016-5622-0","url":"https://dblp.org/rec/journals/et/RuanHWZ16"}, "url":"URL#3088803" }, { "@score":"1", "@id":"3088804", "info":{"authors":{"author":[{"@pid":"118/1988","text":"Ehsan Saeedi"},{"@pid":"176/0600","text":"Md. Selim Hossain"},{"@pid":"53/8618","text":"Yinan Kong"}]},"title":"Side-Channel Information Characterisation Based on Cascade-Forward Back-Propagation Neural Network.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"345-356","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/SaeediHK16","doi":"10.1007/S10836-016-5590-4","ee":"https://doi.org/10.1007/s10836-016-5590-4","url":"https://dblp.org/rec/journals/et/SaeediHK16"}, "url":"URL#3088804" }, { "@score":"1", "@id":"3088805", "info":{"authors":{"author":[{"@pid":"90/3626","text":"Michihiro Shintani"},{"@pid":"23/5074","text":"Takumi Uezono"},{"@pid":"65/4053","text":"Kazumi Hatayama"},{"@pid":"77/939","text":"Kazuya Masu"},{"@pid":"48/4595","text":"Takashi Sato"}]},"title":"Path Clustering for Test Pattern Reduction of Variation-Aware Adaptive Path Delay Testing.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"601-609","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/ShintaniUHMS16","doi":"10.1007/S10836-016-5614-0","ee":"https://doi.org/10.1007/s10836-016-5614-0","url":"https://dblp.org/rec/journals/et/ShintaniUHMS16"}, "url":"URL#3088805" }, { "@score":"1", "@id":"3088806", "info":{"authors":{"author":{"@pid":"180/9941","text":"Christian Streitwieser"}},"title":"Real-Time Adaptive Test Algorithm Including Test Escape Estimation Method.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"369-375","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/Streitwieser16","doi":"10.1007/S10836-016-5585-1","ee":"https://doi.org/10.1007/s10836-016-5585-1","url":"https://dblp.org/rec/journals/et/Streitwieser16"}, "url":"URL#3088806" }, { "@score":"1", "@id":"3088807", "info":{"authors":{"author":[{"@pid":"154/4710","text":"Xiaofeng Tang"},{"@pid":"36/10626","text":"Aiqiang Xu"}]},"title":"Practical Analog Circuit Diagnosis Based on Fault Features with Minimum Ambiguities.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"83-95","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/TangX16","doi":"10.1007/S10836-015-5561-1","ee":"https://doi.org/10.1007/s10836-015-5561-1","url":"https://dblp.org/rec/journals/et/TangX16"}, "url":"URL#3088807" }, { "@score":"1", "@id":"3088808", "info":{"authors":{"author":[{"@pid":"26/7357","text":"Gürkan Uygur"},{"@pid":"02/3575","text":"Sebastian Sattler"}]},"title":"A New Approach for Modeling Inconsistencies in Digital-Assisted Analog Design.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"491-503","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/UygurS16","doi":"10.1007/S10836-016-5600-6","ee":"https://doi.org/10.1007/s10836-016-5600-6","url":"https://dblp.org/rec/journals/et/UygurS16"}, "url":"URL#3088808" }, { "@score":"1", "@id":"3088809", "info":{"authors":{"author":[{"@pid":"119/8362","text":"Hector Villacorta"},{"@pid":"20/6751","text":"Jaume Segura 0001"},{"@pid":"c/VIctorHChampac","text":"Víctor H. Champac"}]},"title":"Impact of Fin-Height on SRAM Soft Error Sensitivity and Cell Stability.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"307-314","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/VillacortaSC16","doi":"10.1007/S10836-016-5591-3","ee":"https://doi.org/10.1007/s10836-016-5591-3","url":"https://dblp.org/rec/journals/et/VillacortaSC16"}, "url":"URL#3088809" }, { "@score":"1", "@id":"3088810", "info":{"authors":{"author":[{"@pid":"191/7173","text":"Harpreet Vohra"},{"@pid":"06/6023","text":"Amardeep Singh"}]},"title":"Optimal Selective Count Compatible Runlength Encoding for SOC Test Data Compression.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"735-747","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/VohraS16","doi":"10.1007/S10836-016-5617-X","ee":"https://doi.org/10.1007/s10836-016-5617-x","url":"https://dblp.org/rec/journals/et/VohraS16"}, "url":"URL#3088810" }, { "@score":"1", "@id":"3088811", "info":{"authors":{"author":[{"@pid":"155/6112","text":"Imran Wali"},{"@pid":"46/6853","text":"Arnaud Virazel"},{"@pid":"62/1403","text":"Alberto Bosio"},{"@pid":"48/6113-1","text":"Patrick Girard 0001"},{"@pid":"62/4776","text":"Serge Pravossoudovitch"},{"@pid":"r/MatteoSonzaReorda","text":"Matteo Sonza Reorda"}]},"title":"A Hybrid Fault-Tolerant Architecture for Highly Reliable Processing Cores.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"147-161","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/WaliVBGPR16","doi":"10.1007/S10836-016-5578-0","ee":"https://doi.org/10.1007/s10836-016-5578-0","url":"https://dblp.org/rec/journals/et/WaliVBGPR16"}, "url":"URL#3088811" }, { "@score":"1", "@id":"3088812", "info":{"authors":{"author":[{"@pid":"51/2659","text":"Haibin Wang"},{"@pid":"175/6803","text":"Mulong Li"},{"@pid":"175/6821","text":"Xixi Dai"},{"@pid":"175/6818","text":"Shuting Shi"},{"@pid":"c/LiChen-1","text":"Li Chen 0001"},{"@pid":"74/6639","text":"Gang Guo"}]},"title":"Layout-based Single Event Mitigation Techniques for Dynamic Logic Circuits.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"97-103","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/WangLDS0G16","doi":"10.1007/S10836-015-5559-8","ee":"https://doi.org/10.1007/s10836-015-5559-8","url":"https://dblp.org/rec/journals/et/WangLDS0G16"}, "url":"URL#3088812" }, { "@score":"1", "@id":"3088813", "info":{"title":"New Editors - 2016.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"3-5","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/X16","doi":"10.1007/S10836-016-5568-2","ee":"https://doi.org/10.1007/s10836-016-5568-2","url":"https://dblp.org/rec/journals/et/X16"}, "url":"URL#3088813" }, { "@score":"1", "@id":"3088814", "info":{"title":"2015 JETTA Reviewers.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"7-8","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/X16a","doi":"10.1007/S10836-016-5567-3","ee":"https://doi.org/10.1007/s10836-016-5567-3","url":"https://dblp.org/rec/journals/et/X16a"}, "url":"URL#3088814" }, { "@score":"1", "@id":"3088815", "info":{"title":"Test Technology Newsletter.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"9-10","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/X16b","doi":"10.1007/S10836-016-5564-6","ee":"https://doi.org/10.1007/s10836-016-5564-6","url":"https://dblp.org/rec/journals/et/X16b"}, "url":"URL#3088815" }, { "@score":"1", "@id":"3088816", "info":{"title":"Test Technology Newsletter.","venue":"J. Electron. Test.","volume":"32","number":"2","pages":"109-110","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/X16c","doi":"10.1007/S10836-016-5575-3","ee":"https://doi.org/10.1007/s10836-016-5575-3","url":"https://dblp.org/rec/journals/et/X16c"}, "url":"URL#3088816" }, { "@score":"1", "@id":"3088817", "info":{"title":"Test Technology Newsletter.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"243-244","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/X16d","doi":"10.1007/S10836-016-5594-0","ee":"https://doi.org/10.1007/s10836-016-5594-0","url":"https://dblp.org/rec/journals/et/X16d"}, "url":"URL#3088817" }, { "@score":"1", "@id":"3088818", "info":{"title":"Test Technology Newsletter.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"401-403","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/X16e","doi":"10.1007/S10836-016-5603-3","ee":"https://doi.org/10.1007/s10836-016-5603-3","url":"https://dblp.org/rec/journals/et/X16e"}, "url":"URL#3088818" }, { "@score":"1", "@id":"3088819", "info":{"title":"Test Technology Newsletter.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"507-509","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/X16f","doi":"10.1007/S10836-016-5612-2","ee":"https://doi.org/10.1007/s10836-016-5612-2","url":"https://dblp.org/rec/journals/et/X16f"}, "url":"URL#3088819" }, { "@score":"1", "@id":"3088820", "info":{"title":"Test Technology Newsletter.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"655-657","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/X16g","doi":"10.1007/S10836-016-5628-7","ee":"https://doi.org/10.1007/s10836-016-5628-7","url":"https://dblp.org/rec/journals/et/X16g"}, "url":"URL#3088820" }, { "@score":"1", "@id":"3088821", "info":{"title":"2015 JETTA-TTTC Best Paper Award.","venue":"J. Electron. Test.","volume":"32","number":"6","pages":"659-660","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/X16h","doi":"10.1007/S10836-016-5627-8","ee":"https://doi.org/10.1007/s10836-016-5627-8","url":"https://dblp.org/rec/journals/et/X16h"}, "url":"URL#3088821" }, { "@score":"1", "@id":"3088822", "info":{"authors":{"author":[{"@pid":"139/7162","text":"Kuen-Wei Yeh"},{"@pid":"47/3522","text":"Jiun-Lang Huang"},{"@pid":"68/898","text":"Laung-Terng Wang"}]},"title":"CPP-ATPG: A Circular Pipeline Processing Based Deterministic Parallel Test Pattern Generator.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"625-638","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/YehHW16","doi":"10.1007/S10836-016-5615-Z","ee":"https://doi.org/10.1007/s10836-016-5615-z","url":"https://dblp.org/rec/journals/et/YehHW16"}, "url":"URL#3088822" }, { "@score":"1", "@id":"3088823", "info":{"authors":{"author":[{"@pid":"36/8502","text":"Wenxin Yu"},{"@pid":"184/1231","text":"Yongbo Sui"},{"@pid":"48/10365","text":"Junnian Wang"}]},"title":"The Faults Diagnostic Analysis for Analog Circuit Based on FA-TM-ELM.","venue":"J. Electron. Test.","volume":"32","number":"4","pages":"459-465","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/YuSW16","doi":"10.1007/S10836-016-5597-X","ee":"https://doi.org/10.1007/s10836-016-5597-x","url":"https://dblp.org/rec/journals/et/YuSW16"}, "url":"URL#3088823" }, { "@score":"1", "@id":"3088824", "info":{"authors":{"author":[{"@pid":"60/4812","text":"Haiying Yuan"},{"@pid":"79/3642","text":"Kun Guo"},{"@pid":"50/8086","text":"Xun Sun"},{"@pid":"173/0942","text":"Zijian Ju"}]},"title":"A Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding.","venue":"J. Electron. Test.","volume":"32","number":"1","pages":"59-68","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/YuanGSJ16","doi":"10.1007/S10836-016-5562-8","ee":"https://doi.org/10.1007/s10836-016-5562-8","url":"https://dblp.org/rec/journals/et/YuanGSJ16"}, "url":"URL#3088824" }, { "@score":"1", "@id":"3088825", "info":{"authors":{"author":[{"@pid":"60/4812","text":"Haiying Yuan"},{"@pid":"173/0942","text":"Zijian Ju"},{"@pid":"50/8086","text":"Xun Sun"},{"@pid":"79/3642","text":"Kun Guo"},{"@pid":"92/10774","text":"Xiuyu Wang"}]},"title":"Test Data Compression for System-on-chip using Flexible Runs-aware PRL Coding.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"639-647","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/YuanJSGW16","doi":"10.1007/S10836-016-5595-Z","ee":"https://doi.org/10.1007/s10836-016-5595-z","url":"https://dblp.org/rec/journals/et/YuanJSGW16"}, "url":"URL#3088825" }, { "@score":"1", "@id":"3088826", "info":{"authors":{"author":[{"@pid":"99/7322","text":"Sharareh Zamanzadeh"},{"@pid":"00/4099","text":"Ali Jahanian 0001"}]},"title":"Security Path: An Emerging Design Methodology to Protect the FPGA IPs Against Passive/Active Design Tampering.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"329-343","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/ZamanzadehJ16","doi":"10.1007/S10836-016-5593-1","ee":"https://doi.org/10.1007/s10836-016-5593-1","url":"https://dblp.org/rec/journals/et/ZamanzadehJ16"}, "url":"URL#3088826" }, { "@score":"1", "@id":"3088827", "info":{"authors":{"author":[{"@pid":"41/3342-1","text":"Chaolong Zhang 0001"},{"@pid":"85/5019","text":"Yigang He"},{"@pid":"36/1374","text":"Lifen Yuan"},{"@pid":"20/6417-11","text":"Wei He 0011"},{"@pid":"169/3825","text":"Sheng Xiang"},{"@pid":"47/7019","text":"Zhigang Li"}]},"title":"A Novel Approach for Diagnosis of Analog Circuit Fault by Using GMKL-SVM and PSO.","venue":"J. Electron. Test.","volume":"32","number":"5","pages":"531-540","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/ZhangHYHXL16","doi":"10.1007/S10836-016-5616-Y","ee":"https://doi.org/10.1007/s10836-016-5616-y","url":"https://dblp.org/rec/journals/et/ZhangHYHXL16"}, "url":"URL#3088827" }, { "@score":"1", "@id":"3088828", "info":{"authors":{"author":[{"@pid":"180/9935","text":"Dongdi Zhu"},{"@pid":"145/9396","text":"Jiongjiong Mo"},{"@pid":"48/1239","text":"Shiyi Xu"},{"@pid":"240/3885","text":"Yong-Heng Shang"},{"@pid":"36/2561","text":"Zhiyu Wang"},{"@pid":"45/8681","text":"Zheng-Liang Huang"},{"@pid":"32/7195","text":"Fa-Xin Yu"}]},"title":"A New Capacitance-to-Frequency Converter for On-Chip Capacitance Measurement and Calibration in CMOS Technology.","venue":"J. Electron. Test.","volume":"32","number":"3","pages":"393-397","year":"2016","type":"Journal Articles","access":"closed","key":"journals/et/ZhuMXSWHY16","doi":"10.1007/S10836-016-5584-2","ee":"https://doi.org/10.1007/s10836-016-5584-2","url":"https://dblp.org/rec/journals/et/ZhuMXSWHY16"}, "url":"URL#3088828" } ] } } } )