"Verification and Synthesis of Clock-Gated Circuits."

Yu-Yun Dai (2017)

Details and statistics

DOI:

access: closed

type: Book or Thesis

metadata version: 2018-02-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics