"Low Power Synthesis and Validation of an Embedded Multiplier for FPGA ..."

Gaurav Verma, Manish Kumar, Vijay Khare (2017)

> Home

Details and statistics

DOI: 10.1007/S11277-016-3897-1

access: closed

type: Journal Article

metadata version: 2020-08-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/wpc/VermaKK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/wpc/VermaKK17
Gaurav Verma, Manish Kumar, Vijay Khare:
Low Power Synthesis and Validation of an Embedded Multiplier for FPGA Based Wireless Communication Systems. Wirel. Pers. Commun. 95(2): 365-373 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.