"Efficient Design of Pruned Convolutional Neural Networks on FPGA."

Mário P. Véstias (2021)

> Home

Details and statistics

DOI: 10.1007/S11265-020-01606-2

access: closed

type: Journal Article

metadata version: 2021-06-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/Vestias21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/Vestias21
Mário P. Véstias:
Efficient Design of Pruned Convolutional Neural Networks on FPGA. J. Signal Process. Syst. 93(5): 531-544 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.