"A chip set for pipeline and parallel pipeline FFT architectures."

Valek Szwarc et al. (1994)

> Home

Details and statistics

DOI: 10.1007/BF02106450

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/SzwarcDWYCK94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/SzwarcDWYCK94
Valek Szwarc, Luc Desormeaux, Wilson Wong, Clifford P. S. Yeung, Chong H. Chan, Tad A. Kwasniewski:
A chip set for pipeline and parallel pipeline FFT architectures. J. VLSI Signal Process. 8(3): 253-265 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.