Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A fast VLSI systolic array for large modulus residue addition."

Subir Bandyopadhyay, Graham A. Jullien, Abhijit Sengupta (1994)

> Home

Details and statistics

DOI: 10.1007/BF02106454

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/BandyopadhyayJS94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/BandyopadhyayJS94
Subir Bandyopadhyay, Graham A. Jullien, Abhijit Sengupta:
A fast VLSI systolic array for large modulus residue addition. J. VLSI Signal Process. 8(3): 305-318 (1994)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.