"A New Method for Low Power Design of Two-Level Logic Circuits."

George Theodoridis et al. (1999)

> Home

Details and statistics

DOI: 10.1155/1999/91893

access: open

type: Journal Article

metadata version: 2023-05-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/TheodoridisTSG99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/TheodoridisTSG99
George Theodoridis, Spyros Theoharis, Dimitrios Soudris, Constantinos E. Goutis:
A New Method for Low Power Design of Two-Level Logic Circuits. VLSI Design 9(2): 147-157 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.