"Wirelength Minimization in Partitioning and Floorplanning Using ..."

I. Hameem Shanavas, Ramaswamy Kannan Gnanamurthy (2011)

> Home

Details and statistics

DOI: 10.1155/2011/896241

access: open

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/ShanavasG11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/ShanavasG11
I. Hameem Shanavas, Ramaswamy Kannan Gnanamurthy:
Wirelength Minimization in Partitioning and Floorplanning Using Evolutionary Algorithms. VLSI Design 2011: 896241:1-896241:9 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.