"Performance Analysis of Modified Drain Gating Techniques for Low Power and ..."

Shikha Panwar, Mayuresh Piske, Aatreya Vivek Madgula (2014)

> Home

Details and statistics

DOI: 10.1155/2014/380362

access: open

type: Journal Article

metadata version: 2019-06-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/PanwarPM14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/PanwarPM14
Shikha Panwar, Mayuresh Piske, Aatreya Vivek Madgula:
Performance Analysis of Modified Drain Gating Techniques for Low Power and High Speed Arithmetic Circuits. VLSI Design 2014: 380362:1-380362:5 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.