"A 1-16 Gb/s All-Digital Clock and Data Recovery With a Wideband ..."

Guoying Wu et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2015.2508045

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/WuHLGLGWFCM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/WuHLGLGWFCM16
Guoying Wu, Deping Huang, Jingxiao Li, Ping Gui, Tianwei Liu, Shita Guo, Rui Wang, Yanli Fan, Sudipto Chakraborty, Mark Morgan:
A 1-16 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator. IEEE Trans. Very Large Scale Integr. Syst. 24(7): 2511-2520 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.