![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"A Delay Test Architecture for TSV With Resistive Open Defects in 3-D ..."
Hyungsu Sung et al. (2014)
- Hyungsu Sung, Keewon Cho, Kunsang Yoon, Sungho Kang:
A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories. IEEE Trans. Very Large Scale Integr. Syst. 22(11): 2380-2387 (2014)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.