"An 8-bit 1.5-GS/s Two-Step SAR ADC With Embedded Interstage Gain."

Yi Shen et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2023.3302842

access: closed

type: Journal Article

metadata version: 2023-10-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ShenHLALDZ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ShenHLALDZ23
Yi Shen, Junyan Hao, Shubin Liu, Zeshuai An, Dengquan Li, Ruixue Ding, Zhangming Zhu:
An 8-bit 1.5-GS/s Two-Step SAR ADC With Embedded Interstage Gain. IEEE Trans. Very Large Scale Integr. Syst. 31(11): 1870-1873 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.