"A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based ..."

Meng Ni et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2021.3078689

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/NiWLW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/NiWLW21
Meng Ni, Xiao Wang, Fule Li, Zhihua Wang:
A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation. IEEE Trans. Very Large Scale Integr. Syst. 29(7): 1416-1427 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.