"An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s ..."

Pil-Ho Lee et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2016.2639289

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LeeLLJ17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LeeLLJ17
Pil-Ho Lee, Han-Yeol Lee, Hyun Bae Lee, Young-Chan Jang:
An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock. IEEE Trans. Very Large Scale Integr. Syst. 25(4): 1386-1396 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.