"Power-delay optimizations in gate sizing."

Sachin S. Sapatnekar, Weitong Chuang (2000)

Details and statistics

DOI: 10.1145/329458.329473

access: closed

type: Journal Article

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics